Analog Devices Inc. LTC1403CMSE-1#TRPBF
- Part No.:
- LTC1403CMSE-1#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
LTC1403CMSE-1#TRPBF.pdf
- Description:
- IC ADC 12BIT SAR 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,164
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1403CMSE-1#TRPBF from Analog Devices (formerly Linear Technology) is a 12-bit, 2.8 Msps serial analog-to-digital converter with differential inputs, 3V single-supply operation, ±1.25V bipolar input range, and integrated 2.5V bandgap reference. It delivers 70.5 dB SINAD at 100 kHz and supports high-speed portable data acquisition in space-constrained systems.
For engineers reviewing the LTC1403CMSE-1#TRPBF datasheet, LTC1403CMSE-1#TRPBF pinout, LTC1403CMSE-1#TRPBF application, or LTC1403CMSE-1#TRPBF equivalent, key selection criteria include its 39 ns acquisition time, 80 dB common-mode rejection at 1 MHz, Sleep mode power of 10 µW, and compatibility with standard 3-wire SPI-like serial interfaces operating up to 50.4 MHz.
Technical Context
The LTC1403CMSE-1#TRPBF implements a fully differential sample-and-hold front-end followed by a 12-bit successive-approximation ADC core. Its timing logic synchronizes conversion start (CONV↑) with a 16-cycle serial output window aligned to SCK rising edges, enabling deterministic 2.8 Msps throughput when acquisition time is allocated between conversions.
It features an internal 2.5V reference with ±15 ppm/°C tempco and supports external overdrive (2.55V–VDD). The device operates across 0°C to 70°C, draws 4.7 mA active current from 3V, and achieves 75 dB SNR and –87 dB THD at 100 kHz with differential input signals.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit with no missing codes - guarantees monotonic transfer function for precision measurement applications. |
| Sampling Rate | 2.8 Msps maximum - enables real-time capture of signals up to 1.4 MHz (Nyquist-limited) without undersampling. |
| SINAD | 70.5 dB at 100 kHz - corresponds to ~11.4 ENOB, suitable for medium-fidelity instrumentation and motor control feedback. |
| Common-Mode Rejection | 80 dB at 1 MHz - suppresses ground-loop noise and EMI in noisy industrial environments without external instrumentation amps. |
| Power Consumption | 14 mW active, 10 µW Sleep mode - allows battery-powered operation for >1 year in intermittent-sampling sensor nodes. |
| Analog Input Range | ±1.25 V differential (AIN+ − AIN−), 0 V to VDD common-mode - supports AC-coupled signals and single-supply sensor interfaces without level-shifting. |
| Acquisition Time | 39 ns - sets minimum source impedance requirement (~100 Ω) for full-speed operation without external buffering. |
Pinout & Package
Package: 10-lead plastic MSOP (MSE), exposed pad (Pin 11) must be soldered to PCB ground plane for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN+ (1) | Noninverting analog input | Differential input node; accepts 0 V to VDD common-mode voltage and ±1.25 V swing relative to AIN−. |
| AIN− (2) | Inverting analog input | Complementary differential input; enables common-mode noise rejection and eliminates need for external op-amp buffers in many cases. |
| VREF (3) | Internal 2.5 V reference output | Bypassed with 10 µF capacitor; can be overdriven by external 2.55–3.3 V reference to scale input range. |
| GND (4,5,6) | Analog/digital ground | Multiple low-inductance ground paths reduce noise coupling between analog sampling and digital output stages. |
| CONV (10) | Convert start trigger | Rising-edge sensitive; initiates sample-and-hold hold phase and starts 16-cycle serial data output sequence. |
| SCK (9) | Serial clock input | Drives timing logic; rising edge clocks out 12-bit 2's complement data on SDO; supports up to 50.4 MHz. |
| SDO (8) | Three-state serial data output | Outputs conversion result from previous cycle; tri-states when CONV is low, enabling bus sharing. |
| VDD (7) | 3 V supply input | Single supply powers entire IC; requires local 10 µF + 0.1 µF ceramic bypassing to minimize switching noise. |
| Exposed Pad (11) | Thermal & electrical ground | Mandatory connection to solid PCB ground plane; improves thermal dissipation and reduces ground bounce. |
Key Features
| Feature | Design Value |
|---|---|
| Differential input architecture | Enables direct connection to bridge sensors or transformer-coupled signals while rejecting >99% of common-mode noise at 1 MHz. |
| 3-wire serial interface | Reduces PCB routing complexity vs parallel ADCs; compatible with microcontroller SPI peripherals using software bit-banging or hardware shift registers. |
| Sleep and Nap shutdown modes | 10 µW Sleep mode extends battery life in wake-on-event systems; Nap mode (3 mW) allows faster wake-up than full Sleep. |
| Internal 2.5 V reference with overdrive capability | Eliminates external reference IC cost and board area; external 2.55–3.3 V reference increases resolution scaling flexibility. |
| 80 dB CMRR at 1 MHz | Permits placement near noisy digital circuitry without dedicated isolation transformers or guard traces. |
| 10-lead MSOP package | 0.8 mm pitch, 3 mm × 3 mm footprint - fits dense portable designs where QFN or TSSOP would exceed height or layout constraints. |
Applications
| Communications Baseband Sampling | Data Acquisition Systems |
|---|---|
Use Scenario: Digitizing IF signals in LTE femtocell receivers with DC-coupled I/Q paths. IC Role / Device Role / Timing Role: High-speed differential ADC capturing baseband I/Q channels at 2.8 Msps with minimal latency. Use Value: 70.5 dB SINAD preserves EVM integrity; ±1.25 V input range matches typical mixer output swing without gain staging. |
Use Scenario: Multi-channel vibration monitoring in predictive maintenance gateways. IC Role / Device Role / Timing Role: Simultaneous sampling of accelerometer outputs across 4–8 channels via multiplexed analog front-end. Use Value: 39 ns acquisition time enables <100 Ω source impedance support; Sleep mode cuts system standby power by >99%. |
| Uninterruptible Power Supplies | Multiphase Motor Control |
Use Scenario: Real-time AC line voltage and current sensing during battery backup transitions. IC Role / Device Role / Timing Role: Isolated analog front-end ADC measuring rectified mains and inverter output with synchronized sampling. Use Value: 80 dB CMRR rejects switching noise from PWM inverters; 3V supply simplifies isolated bias rail design. |
Use Scenario: Closed-loop current sensing in servo drives with field-oriented control. IC Role / Device Role / Timing Role: High-bandwidth current feedback ADC interfaced to FPGA-based PWM generator. Use Value: 2.8 Msps rate captures 10 kHz current harmonics; differential inputs reject common-mode noise from high-di/dt motor phases. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8326IDRCT | 16-bit, 1 Msps, SPI interface, 2.7–5.5 V supply - higher resolution but lower speed and wider supply range. | Used in precision industrial PLC analog input modules requiring <0.01% accuracy over temperature. | Select when resolution >12-bit and sampling rate <1.5 Msps suffice; avoid if 2.8 Msps or 3V-only operation is mandatory. |
| MAX1166CCM+T | 12-bit, 2.5 Msps, internal reference, 2.7–3.6 V - similar speed but lacks Sleep mode (15 µA standby vs 10 µW). | Deployed in compact medical ultrasound beamformers needing low jitter but no ultra-low-power sleep states. | Choose when board-level power sequencing favors simpler shutdown control; verify 39 ns acquisition compatibility with sensor drivers. |
Compared with ADS8326IDRCT and MAX1166CCM+T, the LTC1403CMSE-1#TRPBF uniquely combines 2.8 Msps throughput, 10 µW Sleep mode, and ±1.25 V differential input range in a 10-lead MSOP - making it optimal for portable, battery-sensitive, high-dynamic-range sampling where size and quiescent power are critical.
Availability
LTC1403CMSE-1#TRPBF is available at Aetrix Electronics and suitable for communications baseband sampling, portable data acquisition systems, and uninterruptible power supplies requiring stable component supply, long-term lifecycle support, and RoHS-compliant tape-and-reel packaging.
Supply support for LTC1403CMSE-1#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors.
The LTC1403CMSE-1#TRPBF belongs to Linear's legacy high-speed SAR ADC family, designed specifically for portable instrumentation, motor control, and telecom infrastructure where low power, small size, and differential input robustness are essential.
FAQ
What is the guaranteed operating temperature range for the LTC1403CMSE-1#TRPBF?
The LTC1403CMSE-1#TRPBF is specified for 0°C to 70°C ambient operation (Commercial grade). This is confirmed in the Absolute Maximum Ratings table and Order Information section of the datasheet, where "C" in the part number denotes the commercial temperature range. Industrial-grade variants (e.g., LTC1403IMSE-1#TRPBF) extend to –40°C to 85°C.
Does the LTC1403CMSE-1#TRPBF support external reference voltages, and what is the valid range?
Yes, the LTC1403CMSE-1#TRPBF supports external reference overdrive on the VREF pin. The valid range is 2.55 V to VDD (3.6 V max), as stated in the Internal Reference Characteristics table. External references above 2.55 V override the internal 2.5 V bandgap, scaling the ±1.25 V input range proportionally - e.g., a 3.3 V reference yields ±1.65 V full-scale.
How does the Sleep mode of the LTC1403CMSE-1#TRPBF activate, and what is its power consumption?
Sleep mode activates after four or more CONV pulses while SCK is held static (high or low), reducing supply current to 2 µA typical (10 µW at 3 V). This is documented in the Power Requirements table and Applications Information section. Wake-up occurs on the first SCK edge, with VREF settling in 2 ms before valid conversions resume.
What is the meaning of "LTC1403-1" versus "LTC1403A-1" in the datasheet, and which applies to LTC1403CMSE-1#TRPBF?
The "-1" suffix denotes the 12-bit version (LTC1403-1); "A-1" denotes the 14-bit variant (LTC1403A-1). The LTC1403CMSE-1#TRPBF is the 12-bit version, confirmed by its resolution specification (12 bits, no missing codes), 12-bit timing diagrams, and 12-bit output word labeling (D11–D0) in the Timing Diagram section.
Can the LTC1403CMSE-1#TRPBF interface directly with a standard SPI master without level-shifting?
Yes - the LTC1403CMSE-1#TRPBF accepts TTL- and 3V CMOS-compatible logic levels: VIH = 2.4 V min and VIL = 0.6 V max at VDD = 3 V. Its SDO output drives VOH ≥ 2.5 V and VOL ≤ 0.1 V under load, matching standard 3.3 V SPI logic thresholds. No level-shifting is required when interfacing with 3.3 V microcontrollers.
LTC1403CMSE-1#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 2.8M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 2.7V ~ 3.6V
- Voltage - Supply, Digital:
- 2.7V ~ 3.6V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 10-MSOP-EP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC1403CMSE-1#TRPBF FAQ
1.How can I place an order for LTC1403CMSE-1#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1403CMSE-1#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1403CMSE-1#TRPBF reliable?
The price and inventory of LTC1403CMSE-1#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1403CMSE-1#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC1403CMSE-1#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1403CMSE-1#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1403CMSE-1#TRPBF?
LTC1403CMSE-1#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1403CMSE-1#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1403CMSE-1#TRPBF?
For technical support, including LTC1403CMSE-1#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1403CMSE-1#TRPBF requirements.
6.How does Aetrix verify that LTC1403CMSE-1#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC1403CMSE-1#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1403CMSE-1#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC1403CMSE-1#TRPBF?
All LTC1403CMSE-1#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1403CMSE-1#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1403CMSE-1#TRPBF part is unused and in its original packaging.
Return procedure for LTC1403CMSE-1#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1403CMSE-1#TRPBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

