My Inquiry
My Account
Analog Devices Inc. LTC1403CMSE#TRPBF
- Part No.:
- LTC1403CMSE#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
LTC1403CMSE#TRPBF.pdf
- Description:
- IC ADC 12BIT SAR 10MSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,497
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1403CMSE#TRPBF from Analog Devices (formerly Linear Technology) is a 12-bit, 2.8 Msps serial analog-to-digital converter with differential inputs, 3V single-supply operation, 80 dB common-mode rejection, and Sleep mode power consumption of 10 µW. It delivers high-speed data acquisition in portable instrumentation and battery-powered sensor interfaces.
For engineers reviewing the LTC1403CMSE#TRPBF datasheet, LTC1403CMSE#TRPBF pinout, LTC1403CMSE#TRPBF application, or LTC1403CMSE#TRPBF equivalent, key selection criteria include unipolar 0 V to 2.5 V differential input range, 3-wire serial interface timing compatibility, MSOP-10 package thermal performance, and guaranteed operation from 0°C to 70°C.
Technical Context
The LTC1403CMSE#TRPBF employs a fully differential sample-and-hold circuit with 50 MHz small-signal bandwidth and 1 ns aperture delay jitter (0.3 ps typical), enabling accurate sampling of fast-changing signals without ground-loop interference. Its internal 2.5 V bandgap reference supports overdrive with external references from 2.55 V to VDD.
Conversion is initiated on the rising edge of CONV, with 16-clock serial output (SDO) aligned to SCK rising edges. Full 2.8 Msps throughput requires 50.4 MHz SCK and two extra clock cycles between conversions for acquisition - tACQ = 39 ns is guaranteed across temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit (no missing codes); LSB = 610 µV with 2.5 V reference - defines minimum detectable voltage step in unipolar 0–2.5 V range. |
| Sampling Rate | 2.8 Msps maximum; enables real-time capture of signals up to 1.4 MHz (Nyquist-limited) with ≥70.5 dB SINAD at 100 kHz. |
| Power Consumption | 4.7 mA active current (14 mW at 3 V); Sleep mode draws only 10 µA - critical for ultra-low-power portable systems. |
| Input Range | 0 V to 2.5 V differential (AIN+ – AIN–); absolute input swing 0 V to VDD - supports single-supply sensor interfacing without level-shifting. |
| Common-Mode Rejection | 80 dB at 1 MHz - suppresses noise coupling and ground potential differences in industrial or motor-control environments. |
| Reference | Internal 2.5 V ±15 ppm/°C bandgap; overdrivable with external 2.55–3.6 V reference - allows precision scaling or improved SNR via low-noise external source. |
| Operating Temperature | 0°C to +70°C - validated for commercial-grade embedded systems and test equipment. |
Pinout & Package
Package: 10-lead plastic MSOP (MSE), exposed pad (Pin 11) tied to GND - provides low thermal resistance (θJA = 40°C/W) and EMI shielding when soldered to PCB ground plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 AIN+ | Noninverting analog input | Differential input node; accepts 0–VDD common-mode voltage with 0–2.5 V differential swing relative to AIN–. |
| 2 AIN– | Inverting analog input | Differential input node; complements AIN+; full CMRR applies only when both pins are driven differentially. |
| 3 VREF | Reference buffer output | 2.5 V internal reference; must be bypassed with ≥10 µF capacitor; can be overdriven by external reference ≥2.55 V. |
| 4 GND | Analog ground | Primary analog return path; connects to exposed pad (Pin 11) - all analog currents flow here. |
| 5 GND | Digital ground | Secondary ground pin; separates digital return paths from analog to minimize noise coupling. |
| 6 GND | Ground (exposed pad) | Exposed thermal pad - must be soldered to solid PCB ground plane for thermal and EMI performance. |
| 7 VDD | 3 V supply input | Single 2.7–3.6 V supply for entire device; requires local 10 µF + 0.1 µF bypassing to reduce supply noise. |
| 8 SDO | Three-state serial data output | 12-bit natural binary output; data valid on SCK rising edge; Hi-Z when not actively transmitting. |
| 9 SCK | Serial clock input | TTL/3 V CMOS-compatible; controls conversion sequencing and data readout timing; wakes device from Sleep/Nap modes. |
| 10 CONV | Convert start input | Rising-edge-triggered; initiates sample-and-hold hold phase and starts conversion; pulse width ≥4 ns required. |
Key Features
| Feature | Design Value |
|---|---|
| Differential input architecture | Enables rejection of common-mode noise up to 100 MHz - eliminates need for external instrumentation amplifiers in noisy environments. |
| Low-power Sleep mode | 10 µW (10 µA at 3 V) shutdown state - extends battery life in intermittent-sampling applications like portable data loggers. |
| Guaranteed 39 ns acquisition time | Ensures full 2.8 Msps throughput with minimal external buffering - reduces system component count and board space. |
| 80 dB CMRR at 1 MHz | Validated under production test - ensures consistent noise immunity across temperature and process variation. |
| MSOP-10 package with exposed pad | Thermally enhanced footprint (θJA = 40°C/W) - supports continuous high-speed operation without derating in compact layouts. |
Applications
| Portable Instrumentation | Motor Phase Current Sensing |
|---|---|
|
Use Scenario: Handheld oscilloscopes and multimeters acquiring transient waveforms from sensors or probes. IC Role / Device Role / Timing Role: High-speed ADC capturing analog front-end signals with minimal latency and no external reference or driver ICs. Use Value: 2.8 Msps rate and 12-bit resolution enable 14-bit ENOB-equivalent waveform fidelity at DC–1.4 MHz, reducing post-processing overhead. |
Use Scenario: Real-time monitoring of three-phase motor winding currents in variable-frequency drives. IC Role / Device Role / Timing Role: Differential input ADC rejecting PWM switching noise and ground bounce in high-current inverters. Use Value: 80 dB CMRR at 1 MHz suppresses common-mode transients from IGBT switching, improving current measurement accuracy by >10× vs. single-ended solutions. |
| Uninterruptible Power Supplies (UPS) | Multiplexed Data Acquisition |
|
Use Scenario: AC line voltage and battery voltage monitoring during mains failure and switchover events. IC Role / Device Role / Timing Role: Precision ADC sampling multiple analog rails with internal 2.5 V reference for stable scaling across temperature. Use Value: ±15 ppm/°C reference tempco and <±0.25 LSB integral linearity ensure <0.1% full-scale error drift over 0–70°C operating range. |
Use Scenario: Channel-multiplexed sensor arrays in environmental monitoring systems (e.g., temperature, pressure, humidity). IC Role / Device Role / Timing Role: Serial-output ADC minimizing PCB trace count and microcontroller GPIO usage in space-constrained nodes. Use Value: 3-wire SPI-compatible interface (CONV/SCK/SDO) reduces interconnect complexity versus parallel-output ADCs, lowering BOM and layout cost. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed, low-power ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS7822U | 12-bit, 2.4 Msps, 2.7–5.5 V supply, no internal reference - requires external 2.5 V reference and driver amplifier. | Higher supply voltage flexibility but increased BOM and layout complexity; lower CMRR (70 dB) limits noise immunity. | Select when wider supply range or external reference control is mandatory; avoid if minimizing components or rejecting high-frequency noise is critical. |
| MAX1166EUA+ | 12-bit, 250 ksps (not Msps), 2.7–3.6 V, internal reference, SPI interface - 11× slower sampling rate than LTC1403CMSE#TRPBF. | Suitable for slow-varying sensor signals (e.g., thermocouples), not for dynamic waveform capture or motor control feedback. | Choose only for cost-sensitive, low-bandwidth applications where 2.8 Msps is unnecessary; not a functional substitute for high-speed use cases. |
Compared with ADS7822U and MAX1166EUA+, the LTC1403CMSE#TRPBF uniquely combines 2.8 Msps speed, integrated 2.5 V reference, 80 dB CMRR, and 10 µW Sleep mode in an MSOP-10 package - making it optimal for portable, noise-immune, battery-conscious high-speed data acquisition.
Availability
LTC1403CMSE#TRPBF is available at Aetrix Electronics and suitable for portable instrumentation, motor control feedback loops, and uninterruptible power supplies requiring stable component supply, long-term lifecycle support, and RoHS-compliant tape-and-reel delivery.
Supply support for LTC1403CMSE#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors.
The LTC1403 series was designed specifically for high-speed, low-power, single-supply data acquisition in portable and space-constrained systems - emphasizing differential noise immunity, minimal external components, and robust MSOP packaging.
FAQ
What is the guaranteed operating temperature range for LTC1403CMSE#TRPBF?
The LTC1403CMSE#TRPBF is specified for 0°C to +70°C operation (Commercial grade). This range is validated across all electrical parameters including INL, offset error, SINAD, and CMRR - ensuring reliable performance in office, lab, and non-automotive industrial environments. The "C" suffix in the part number explicitly denotes this temperature grade.
Does LTC1403CMSE#TRPBF support external reference voltage sources?
Yes, LTC1403CMSE#TRPBF supports external reference voltages from 2.55 V to VDD (3.6 V max) applied directly to the VREF pin. The internal 2.5 V reference is disabled when an external voltage exceeds its class-A pull-up level. This allows improved SNR or custom input scaling - for example, using a low-noise 3.0 V reference increases full-scale range to 3.0 V differential.
How does the Sleep mode of LTC1403CMSE#TRPBF reduce power consumption?
LTC1403CMSE#TRPBF enters Sleep mode after four or more CONV pulses while SCK is held static (high or low), reducing supply current to 10 µA (10 µW at 3 V). In this state, the internal reference and analog circuitry are powered down; wake-up occurs on the first SCK edge, with VREF settling in 2 ms - enabling rapid resumption of sampling in burst-mode applications.
What is the meaning of "differential input range 0 V to 2.5 V" for LTC1403CMSE#TRPBF?
For LTC1403CMSE#TRPBF, the differential input range of 0 V to 2.5 V means the voltage difference (AIN+ – AIN–) must stay within that window for linear conversion. Both inputs may swing independently from 0 V to VDD (3.6 V max), but their difference defines the code - e.g., AIN+ = 2.0 V and AIN– = 0.5 V yields 1.5 V differential = mid-scale output. Exceeding 2.5 V saturates to full scale.
Can LTC1403CMSE#TRPBF be used in single-ended input configurations?
Yes, LTC1403CMSE#TRPBF supports single-ended operation by grounding AIN– and applying the signal to AIN+. The device retains its 0–2.5 V unipolar input range and 12-bit resolution, though common-mode rejection is forfeited. This configuration simplifies interfacing with legacy sensors or op-amp outputs but requires careful attention to ground noise and source impedance to maintain accuracy.
LTC1403CMSE#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 2.8M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 2.7V ~ 3.6V
- Voltage - Supply, Digital:
- 2.7V ~ 3.6V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 10-MSOP-EP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC1403CMSE#TRPBF FAQ
1.How can I place an order for LTC1403CMSE#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1403CMSE#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1403CMSE#TRPBF reliable?
The price and inventory of LTC1403CMSE#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1403CMSE#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC1403CMSE#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1403CMSE#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1403CMSE#TRPBF?
LTC1403CMSE#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1403CMSE#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1403CMSE#TRPBF?
For technical support, including LTC1403CMSE#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1403CMSE#TRPBF requirements.
6.How does Aetrix verify that LTC1403CMSE#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC1403CMSE#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1403CMSE#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC1403CMSE#TRPBF?
All LTC1403CMSE#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1403CMSE#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1403CMSE#TRPBF part is unused and in its original packaging.
Return procedure for LTC1403CMSE#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1403CMSE#TRPBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
