My Inquiry
My Account
Analog Devices Inc. LTC1405IGN#TRPBF
- Part No.:
- LTC1405IGN#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
LTC1405IGN#TRPBF.pdf
- Description:
- IC ADC 12BIT PIPELINED 28SSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,882
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1405IGN#TRPBF from Analog Devices (formerly Linear Technology) is a 12-bit, 5Msps pipelined analog-to-digital converter with integrated sample-and-hold, programmable gain amplifier (PGA), and on-chip 4.096V/2.048V reference. It operates from single 5V or dual ±5V supplies, delivers 71.3dB S/(N+D) at 2.5MHz input, and supports ±2.048V, ±1.024V, or ±0.512V bipolar input ranges - used in high-speed spectral analysis and digital signal processing systems.
For engineers reviewing the LTC1405IGN#TRPBF datasheet, LTC1405IGN#TRPBF pinout, LTC1405IGN#TRPBF application, or LTC1405IGN#TRPBF equivalent, key selection considerations include its 100MHz full-power bandwidth, rail-to-rail common-mode input range, 75dB CMRR for differential acquisition, and OVDD-supplied 3V/5V logic compatibility.
Technical Context
The LTC1405IGN#TRPBF implements a 12-bit pipelined CMOS ADC architecture with a differential input sample-and-hold stage featuring 100MHz small-signal bandwidth and 75dB common-mode rejection. Its internal PGA provides digitally selectable 1× or 2× gain, while the reference subsystem supports three factory-trimmed VREF configurations via the SENSE pin (4.096V, 2.048V, or external drive).
Conversion timing follows a deterministic 3-cycle pipeline: CLK rising edge initiates sampling; result appears on D11–D0 after two additional CLK edges plus 150ns propagation delay. The device includes an out-of-range indicator (OF pin) and supports clock jitter tolerance down to 0.6ps aperture jitter, enabling high-fidelity digitization of Nyquist-rate signals up to 2.5MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit with no missing codes - guarantees monotonic transfer function across full temperature range. |
| Sample Rate | 5Msps maximum - enables real-time capture of baseband signals up to 2.5MHz without aliasing. |
| S/(N + D) | 71.3dB at 2.5MHz input - defines usable dynamic range for high-fidelity signal reconstruction. |
| Full-Power Bandwidth | 100MHz - ensures accurate acquisition of fast transients and wideband RF signals. |
| INL / DNL | ±0.35LSB / ±0.25LSB typical - minimizes harmonic distortion and supports precise DC measurement. |
| Input Range Options | ±2.048V, ±1.024V, ±0.512V - selectable via SENSE/GAIN pins to match sensor output or signal chain headroom. |
| CMRR | 75dB - suppresses ground-loop noise and enables clean differential measurement from noisy environments. |
| Power Dissipation | 115mW at 5Msps - balances speed and thermal load in space-constrained embedded systems. |
Pinout & Package
Package: 28-lead narrow SSOP (GN), 5.6mm × 10.2mm, 0.635mm pitch, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| +AIN (1) | Differential analog input positive | Accepts single-ended or differential signals; high-impedance during hold phase. |
| –AIN (2) | Differential analog input negative | Paired with +AIN; enables common-mode noise rejection when driven differentially. |
| VCM (3) | 2.5V reference output | Provides bias for single-supply operation; low-impedance source for AIN– connection. |
| SENSE (4) | Reference programming control | GND = 4.096V VREF; short to VREF = 2.048V; connect to VDD for external reference drive. |
| VREF (5) | ADC reference voltage input | Defines ±VREF/2 core input span; bypass with ≥1µF ceramic capacitor. |
| GND (6) | Reference ground | Return path for internal DAC reference; must tie to system analog ground. |
| VDD (7) | Analog supply (5V) | Primary analog power; requires local 1µF ceramic decoupling. |
| GND (8) | Analog power ground | Separate return for analog supply; tie to GND(6) and GND(24) at single point. |
| D11–D0 (9–20) | Parallel digital outputs | Two's complement format; OVDD determines logic level (3V or 5V compatible). |
| OGND (21) | Output logic ground | Return for digital output drivers; tie directly to system logic ground plane. |
| OVDD (22) | Output logic supply | Set to 3V or 5V to interface directly with FPGA/microcontroller I/O banks. |
| VDD (23) | Analog supply (5V, second pin) | Redundant analog supply pin; decouple independently with 1µF ceramic. |
| GND (24) | Analog power ground | Second analog ground pin; maintain star grounding with other GND pins. |
| VSS (25) | Negative supply (–5V or 0V) | Connect to –5V for dual supply; tie to GND for single 5V operation. |
| CLK (26) | Conversion start clock | Rising-edge triggered; <5ns rise time recommended for optimal AC performance. |
| OF (27) | Overflow flag output | Active-high when output code equals 0x800 or 0x7FF - indicates input saturation. |
| GAIN (28) | PGA gain select | Logic high = 1× gain; logic low = 2× gain - configures input scaling before ADC core. |
Key Features
| Feature | Design Value |
|---|---|
| Flexible input range selection | Three bipolar input spans (±2.048V/±1.024V/±0.512V) set by SENSE/GAIN pins - eliminates external scaling resistors. |
| Integrated reference subsystem | Factory-trimmed 4.096V/2.048V references with ±15ppm/°C tempco - removes need for external precision reference ICs. |
| Differential input architecture | 75dB CMRR and true differential sampling - enables noise-immune acquisition from sensors or transformers. |
| Low-power high-speed operation | 115mW at 5Msps - achieves >43kSPS/mW efficiency for thermally constrained instrumentation. |
| 3V/5V logic compatibility | Separate OVDD supply - allows direct interfacing to mixed-voltage digital systems without level shifters. |
| Out-of-range detection | Dedicated OF pin with defined threshold - simplifies firmware-based overrange handling in real-time data paths. |
Applications
| Telecommunications Baseband Processing | Digital Signal Processing Systems |
|---|---|
Use Scenario: Digitizing IF signals in software-defined radio receivers operating at 2.5MHz Nyquist frequency. IC Role / Device Role / Timing Role: High-speed ADC front-end capturing complex baseband waveforms with minimal quantization noise. Use Value: 71.3dB S/(N+D) and 85dB SFDR preserve modulation fidelity for QAM-64 and higher-order schemes. | Use Scenario: Real-time FFT-based spectral monitoring in industrial vibration analyzers. IC Role / Device Role / Timing Role: Sampling accelerometer outputs at 5Msps to resolve harmonics up to 2.5MHz. Use Value: 100MHz full-power bandwidth captures transient shock events without slew-induced distortion. |
| Multiplexed Data Acquisition | Imaging System Digitization |
Use Scenario: High-channel-count medical ECG monitor acquiring 12 leads simultaneously via analog multiplexer. IC Role / Device Role / Timing Role: Central ADC serving multiple conditioned analog inputs through fast-settling PGA stages. Use Value: Rail-to-rail input common-mode range and ±1LSB INL ensure consistent amplitude accuracy across all channels. | Use Scenario: Line-scan camera digitizing analog video output from CCD sensors at pixel rates up to 5MHz. IC Role / Device Role / Timing Role: Pixel-clock-synchronized ADC converting analog video into parallel digital pixel data. Use Value: Deterministic 3-cycle pipeline latency and OF flag enable precise frame synchronization and clipping detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9220ARZ | 12-bit, 10Msps; requires external reference and separate power domains for analog/digital sections. | Higher sample rate but larger PCB footprint and stricter layout requirements for noise isolation. | Select when throughput >5Msps is mandatory and board area permits added support components. |
| LTC2245IUP#PBF | 14-bit, 25Msps; consumes 350mW; uses serial LVDS output instead of parallel CMOS. | Better resolution and speed, but demands high-speed layout, differential clocking, and FPGA with LVDS receivers. | Select for upgraded dynamic range in new designs where power and interface complexity are acceptable trade-offs. |
Compared with AD9220ARZ and LTC2245IUP#PBF, the LTC1405IGN#TRPBF offers lower system-level BOM count due to integrated reference and PGA, simpler parallel CMOS interfacing, and optimized power efficiency for 5Msps-class applications - making it ideal for cost-sensitive, space-constrained embedded instrumentation.
Availability
LTC1405IGN#TRPBF is available at Aetrix Electronics and suitable for telecommunications baseband processing, digital signal processing systems, and multiplexed data acquisition requiring stable component supply and guaranteed long-term availability.
Supply support for LTC1405IGN#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC1405IGN#TRPBF belongs to ADI's legacy Linear Technology precision data conversion product line, designed specifically for high-speed, low-power, system-integrated analog-to-digital conversion in portable and embedded instrumentation.
FAQ
What is the maximum sampling rate supported by the LTC1405IGN#TRPBF?
The LTC1405IGN#TRPBF supports a maximum sampling rate of 5Msps, as specified in its absolute maximum ratings and verified across the full operating temperature range. This rate is achievable with proper clock signal integrity (rise time <5ns) and adequate analog input settling. At lower rates, power consumption scales linearly - e.g., IDD drops to ~19mA at 2.5MHz - enabling dynamic power optimization in burst-mode applications.
Does the LTC1405IGN#TRPBF require an external reference voltage?
No, the LTC1405IGN#TRPBF includes an integrated, factory-trimmed reference subsystem that provides either 4.096V or 2.048V outputs depending on the SENSE pin configuration. External reference drive is optional and enabled only when SENSE is tied to VDD; in standard operation, no external reference IC is needed, reducing BOM count and layout complexity.
How does the GAIN pin affect the input range of the LTC1405IGN#TRPBF?
The GAIN pin selects the programmable gain amplifier (PGA) setting: logic high (5V) configures 1× gain, yielding full-scale input ranges of ±2.048V, ±1.024V, or ±0.512V depending on VREF; logic low (0V) configures 2× gain, halving each range (e.g., ±2.048V becomes ±1.024V). This allows dynamic input scaling to maximize SNR for varying signal amplitudes without hardware changes.
Can the LTC1405IGN#TRPBF operate from a single 5V supply?
Yes, the LTC1405IGN#TRPBF is fully specified for single 5V supply operation: VSS is connected to GND, VCM provides 2.5V bias for AIN–, and SENSE/GAIN pins configure the input range accordingly. All AC and DC specifications - including 71.3dB S/(N+D) and ±0.35LSB INL - are guaranteed under single-supply conditions per the datasheet's Note 5 and Table specifications.
What is the purpose of the OF (overflow) pin on the LTC1405IGN#TRPBF?
The OF pin is an active-high out-of-range indicator that asserts when the analog input exceeds the selected full-scale range, producing output codes of 0x7FF (011111111111) or 0x800 (100000000000). This dedicated flag enables real-time saturation detection in firmware or logic without parsing the full 12-bit data bus, simplifying overrange handling in closed-loop control or safety-critical acquisition systems.
LTC1405IGN#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 5M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- ±5V, 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- True Bipolar
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 28-SSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC1405IGN#TRPBF FAQ
1.How can I place an order for LTC1405IGN#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1405IGN#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1405IGN#TRPBF reliable?
The price and inventory of LTC1405IGN#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1405IGN#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC1405IGN#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1405IGN#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1405IGN#TRPBF?
LTC1405IGN#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1405IGN#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1405IGN#TRPBF?
For technical support, including LTC1405IGN#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1405IGN#TRPBF requirements.
6.How does Aetrix verify that LTC1405IGN#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC1405IGN#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1405IGN#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC1405IGN#TRPBF?
All LTC1405IGN#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1405IGN#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1405IGN#TRPBF part is unused and in its original packaging.
Return procedure for LTC1405IGN#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1405IGN#TRPBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
