Analog Devices Inc. LTC1407ACMSE-1#PBF
- Part No.:
- LTC1407ACMSE-1#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
LTC1407ACMSE-1#PBF.pdf
- Description:
- IC ADC 14BIT PIPELINED 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,024
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1407ACMSE-1#PBF from Analog Devices (formerly Linear Technology) is a 14-bit, 3Msps simultaneous-sampling dual-channel ADC with two fully differential inputs, ±1.25V input range, 80dB CMRR at 100kHz, and 10μW sleep shutdown mode. It operates from a single 3V supply in a 10-lead MSOP package and targets high-speed portable data acquisition where channel-to-channel timing alignment and low power are critical.
For engineers reviewing the LTC1407ACMSE-1#PBF datasheet, LTC1407ACMSE-1#PBF pinout, LTC1407ACMSE-1#PBF application, or LTC1407ACMSE-1#PBF equivalent, key selection considerations include simultaneous sampling integrity (200ps aperture skew), internal 2.5V reference accuracy (±15ppm/°C tempco), differential input common-mode range (0V to VDD), and serial interface timing compatibility with standard 3-wire SPI controllers.
Technical Context
The LTC1407ACMSE-1#PBF implements two independent sample-and-hold circuits triggered simultaneously on the rising edge of CONV, enabling true interleaved sampling without inter-channel timing drift. Each channel converts at 1.5Msps, delivering 14-bit results via a 32-clock serial output using 2's complement format.
Its architecture includes an on-chip 2.5V bandgap reference with external overdrive capability (2.55V–VDD), 13pF analog input capacitance per pin, and 39ns acquisition time. The device supports three power states: active (4.7mA), nap (1.1mA), and sleep (10μA), with VREF settling in 2ms after wake-up.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit (no missing codes); LSB = 152μV for ±1.25V full-scale range |
| Sampling Rate | 3Msps total (1.5Msps per channel); enables real-time capture of signals up to 5MHz full linear bandwidth |
| Input Range | ±1.25V differential per channel; absolute pin voltage range = 0V to VDD (3V) |
| Common-Mode Rejection | 80dB at 100kHz; suppresses ground-loop noise and EMI in industrial sensor interfaces |
| Power Consumption | 14mW typical active mode (4.7mA @ 3V); 10μW sleep mode reduces battery drain in portable instrumentation |
| Aperture Skew | 200ps max between CH0 and CH1; ensures sub-0.01° phase error at 100kHz for I/Q demodulation |
| SINAD | 72.0dB typical at 100kHz input (LTC1407A-1); supports >11.5 ENOB for precision measurement systems |
Pinout & Package
Package: 10-lead plastic MSOP (MSE), exposed pad (Pin 11) soldered to PCB ground plane; θJA = 40°C/W, TJMAX = 125°C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CH0+ (Pin 1) | Noninverting input, Channel 0 | Differential pair with CH0–; accepts –1.25V to +1.25V swing relative to CH0–; 0V to 3V absolute voltage range |
| CH0– (Pin 2) | Inverting input, Channel 0 | Differential pair with CH0+; complements CH0+ for common-mode noise rejection |
| VREF (Pin 3) | Internal 2.5V reference output | Bypass required (10μF + 0.1μF); can be overdriven by external 2.55V–3.3V reference for improved accuracy |
| CH1+ (Pin 4) | Noninverting input, Channel 1 | Simultaneously sampled with CH0+; identical electrical specs and layout sensitivity |
| CH1– (Pin 5) | Inverting input, Channel 1 | Differential pair with CH1+; matched to CH0– for <5LSB gain/offset match between channels |
| GND (Pins 6, 11) | Analog/digital ground & exposed pad | Single ground node; exposed pad must be soldered to solid ground plane for thermal and noise performance |
| VDD (Pin 7) | 3V supply input | Powers entire IC; requires local 10μF + 0.1μF bypassing; supplies analog core and digital interface |
| SDO (Pin 8) | 3-state serial data output | Outputs 32-bit frame: 14-bit CH0 result followed by 14-bit CH1 result; 2's complement format |
| SCK (Pin 9) | Serial clock input | Rising-edge synchronized; controls conversion sequencing and data readout; wakes device from sleep |
| CONV (Pin 10) | Convert start trigger | Rising edge initiates simultaneous sampling; pulse count selects nap/sleep mode (2 or ≥4 pulses) |
Key Features
| Feature | Design Value |
|---|---|
| Simultaneous sampling | Guarantees zero inter-channel timing skew for coherent multi-sensor acquisition (e.g., motor phase currents) |
| 80dB CMRR at 100kHz | Enables direct connection to noisy industrial transducers without external instrumentation amplifiers |
| 10μW sleep shutdown | Extends battery life in handheld test equipment during idle periods without losing configuration state |
| Internal 2.5V reference | Eliminates external reference IC; ±15ppm/°C tempco ensures stable full-scale calibration across 0°C–70°C |
| 3-wire serial interface | Reduces PCB routing complexity vs parallel bus; compatible with standard microcontroller SPI peripherals |
| Exposed-pad MSOP package | Provides low thermal resistance (θJA = 40°C/W) and low-inductance ground path for high-frequency signal integrity |
Applications
| Telecommunications I/Q Demodulation | Data Acquisition Systems |
|---|---|
|
Use Scenario: Capturing in-phase and quadrature baseband signals from RF downconverters in software-defined radios. IC Role / Device Role / Timing Role: Simultaneous sampling ADC providing time-aligned CH0 (I) and CH1 (Q) digitization at 1.5Msps each. Use Value: 200ps aperture skew preserves phase coherence for <0.01° angular error at 100kHz, enabling accurate constellation mapping. |
Use Scenario: High-speed monitoring of multiple analog sensors (voltage, current, temperature) in industrial PLCs. IC Role / Device Role / Timing Role: Dual-channel front-end ADC acquiring synchronized measurements for real-time control loop feedback. Use Value: ±1.25V differential input range rejects common-mode noise from 4–20mA loops and motor drives. |
| Uninterruptible Power Supplies | Multiphase Motor Control |
|
Use Scenario: Real-time voltage and current sensing during AC line switchover and battery discharge cycles. IC Role / Device Role / Timing Role: Simultaneous sampling of input AC voltage and inverter output current for waveform fidelity analysis. Use Value: 14-bit resolution and 72dB SINAD enable precise THD calculation (<1%) for compliance with IEEE 519 standards. |
Use Scenario: Closed-loop control of three-phase BLDC motors using back-EMF and phase current feedback. IC Role / Device Role / Timing Role: Synchronized acquisition of two motor phase currents to compute instantaneous torque vector. Use Value: 3Msps aggregate rate supports >20kHz PWM switching frequencies with oversampling for noise suppression. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel simultaneous-sampling ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8327IDRCT | 16-bit, 500kSPS, single-supply 3V, no internal reference; requires external REF3025 | Lower throughput but higher DC accuracy; better suited for precision DC measurements than dynamic I/Q capture | Select when ENOB >12.5 and sampling rate <600kSPS suffice; avoid for >1MHz signal bandwidths |
| AD7357BCPZ-RL7 | 14-bit, 4.25Msps, dual-channel, but uses parallel interface and 5V supply; no sleep mode | Higher speed and SNR (74dB), but larger 32-lead LFCSP package and 25mW active power | Choose for maximum throughput in space-tolerant industrial systems; not suitable for battery-powered designs |
Compared with ADS8327IDRCT and AD7357BCPZ-RL7, the LTC1407ACMSE-1#PBF uniquely balances 14-bit resolution, true simultaneous sampling, ultra-low sleep power (10μW), and compact MSOP packaging-making it optimal for portable, battery-constrained instrumentation requiring phase-coherent dual-channel capture.
Availability
LTC1407ACMSE-1#PBF is available at Aetrix Electronics and suitable for telecommunications infrastructure, industrial data loggers, and uninterruptible power supplies requiring stable component supply across extended production lifecycles.
Supply support for LTC1407ACMSE-1#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its high-performance analog product lines, including precision data converters, with global manufacturing and quality certification to ISO 9001 and AEC-Q200 where applicable.
The LTC1407ACMSE-1#PBF belongs to Linear's legacy high-speed ADC family designed specifically for portable and power-sensitive instrumentation requiring simultaneous dual-channel sampling without external timing synchronization circuitry.
FAQ
What is the guaranteed operating temperature range for the LTC1407ACMSE-1#PBF?
The LTC1407ACMSE-1#PBF is specified for 0°C to 70°C ambient operation (Commercial grade). This is confirmed by the "C" suffix in the part number and the order information table listing "0°C to 70°C" under Temperature Range for LTC1407ACMSE-1#PBF. Full parametric performance-including INL, offset match, and SINAD-is guaranteed across this range when powered from 2.7V–3.6V.
Does the LTC1407ACMSE-1#PBF support external reference voltage, and what are the valid voltage limits?
Yes, the LTC1407ACMSE-1#PBF supports external reference voltage applied to the VREF pin (Pin 3). The valid range is 2.55V to VDD (up to 3.6V), as explicitly stated in the Internal Reference Characteristics table and Applications Information section. External references below 2.55V will not override the internal 2.5V reference due to the open-drain P-channel output structure.
How does the LTC1407ACMSE-1#PBF enter and exit sleep mode, and what is the VREF settling time after wake-up?
The LTC1407ACMSE-1#PBF enters sleep mode with four or more CONV pulses while SCK is held static (high or low). Wake-up occurs on the first SCK edge, and the internal 2.5V reference settles in 2ms-verified by the VREF Settling Time After Sleep-to-Wake Transition specification (Note 14). During this period, conversions should be inhibited until VREF stabilizes.
What is the maximum allowed source impedance for driving the analog inputs of the LTC1407ACMSE-1#PBF without degrading acquisition time?
The LTC1407ACMSE-1#PBF specifies 39ns acquisition time (tACQ) with low source impedance. When driven through high external resistance combined with 13pF input capacitance, acquisition time increases beyond 39ns. While no absolute maximum is given, design guidelines recommend ≤50Ω source impedance for full-rate operation; above 100Ω, a buffer amplifier (e.g., LT1806) is advised to maintain 0.5LSB settling.
Is the LTC1407ACMSE-1#PBF pin-compatible with the LTC1407CMSE-1#PBF, and what is the key functional difference?
Yes, the LTC1407ACMSE-1#PBF is pin-compatible with the LTC1407CMSE-1#PBF. The key functional difference is resolution: LTC1407ACMSE-1#PBF is a 14-bit device (1LSB = 152μV), while LTC1407CMSE-1#PBF is 12-bit (1LSB = 610μV). This is confirmed in Note 17 and the Converter Characteristics table, where LTC1407A-1 specifications show ±0.5LSB INL vs ±2LSB for LTC1407-1.
LTC1407ACMSE-1#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 3M
- Number of Inputs:
- 2
- Input Type:
- Differential, Single Ended
- Data Interface:
- SPI
- Configuration:
- S/H-MUX-ADC
- Ratio - S/H:ADC:
- 2:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 2.7V ~ 3.6V
- Voltage - Supply, Digital:
- 2.7V ~ 3.6V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 10-MSOP-EP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC1407ACMSE-1#PBF FAQ
1.How can I place an order for LTC1407ACMSE-1#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1407ACMSE-1#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1407ACMSE-1#PBF reliable?
The price and inventory of LTC1407ACMSE-1#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1407ACMSE-1#PBF is usually 5 days.
3.What payment methods are accepted for LTC1407ACMSE-1#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1407ACMSE-1#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1407ACMSE-1#PBF?
LTC1407ACMSE-1#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1407ACMSE-1#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1407ACMSE-1#PBF?
For technical support, including LTC1407ACMSE-1#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1407ACMSE-1#PBF requirements.
6.How does Aetrix verify that LTC1407ACMSE-1#PBF is sourced from the original manufacturer or authorized distributors?
All LTC1407ACMSE-1#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1407ACMSE-1#PBF meets industry standards.
7.What is the process for return or replacement of LTC1407ACMSE-1#PBF?
All LTC1407ACMSE-1#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1407ACMSE-1#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1407ACMSE-1#PBF part is unused and in its original packaging.
Return procedure for LTC1407ACMSE-1#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1407ACMSE-1#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

