Analog Devices Inc. LTC1407AIMSE#PBF
- Part No.:
- LTC1407AIMSE#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
LTC1407AIMSE#PBF.pdf
- Description:
- IC ADC 14BIT PIPELINED 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,078
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1407AIMSE#PBF from Analog Devices (formerly Linear Technology) is a 14-bit, 3Msps simultaneous-sampling dual-channel ADC with two fully differential inputs, 1.5Msps per channel throughput, 80dB CMRR at 100kHz, and operation from a single 3V supply. It delivers 73.5dB SINAD at 750kHz input and supports I/Q demodulation in portable RF receivers.
For engineers reviewing the LTC1407AIMSE#PBF datasheet, LTC1407AIMSE#PBF pinout, LTC1407AIMSE#PBF application, or LTC1407AIMSE#PBF equivalent, key selection criteria include simultaneous sampling accuracy, low-power shutdown modes (3mW Nap / 10μW Sleep), 10-lead MSOP package constraints, and internal 2.5V reference compatibility with external overdrive.
Technical Context
The LTC1407AIMSE#PBF integrates two independent sample-and-hold circuits triggered simultaneously on the rising edge of CONV, followed by interleaved 14-bit successive-approximation conversions at 1.5Msps per channel. Its architecture supports true simultaneous acquisition across CH0 and CH1 with 200ps aperture skew.
It uses an internal 2.5V bandgap reference (±15ppm/°C tempco) that can be overdriven by an external 2.55V–VDD reference, and features a 3-wire serial interface (SCK, CONV, SDO) delivering 32-bit output frames - two 14-bit words - in 32 clock cycles with three-state capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit with no missing codes; LSB = 152μV for full-scale 2.5V differential input range. |
| Sampling Rate | 3Msps aggregate (1.5Msps per channel); enables real-time capture of signals up to 5MHz full linear bandwidth. |
| SINAD | 73.5dB at 750kHz input (LTC1407A grade); ensures ≥12.0 ENOB for high-fidelity signal digitization. |
| CMRR | 80dB at 100kHz; suppresses ground-loop noise and common-mode interference in motor control or telecom front-ends. |
| Power Consumption | 5.2mA typical active current (15.6mW @ 3V); Nap mode draws 1.2mA (3.6mW), Sleep mode draws 2.0μA (10μW). |
| Analog Input Range | 0V to 2.5V differential (CH0+, CH0–, CH1+, CH1–); absolute voltage swing 0V to VDD (3V) supports single-supply sensor interfaces. |
| Aperture Skew | 200ps max between CH0 and CH1; preserves phase coherence for I/Q sampling and multiphase current sensing. |
Pinout & Package
Package: 10-lead plastic MSOP (MSE), exposed pad (Pin 11) tied to GND. Thermal resistance θJA = 40°C/W; requires soldering of exposed pad to PCB ground plane for thermal and noise performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CH0+ (Pin 1) | Noninverting analog input, Channel 0 | Differential pair with CH0–; accepts 0V–3V absolute voltage, 0V–2.5V differential swing. |
| CH0– (Pin 2) | Inverting analog input, Channel 0 | Completes differential input; common-mode range 0V to VDD; enables rejection of shared noise sources. |
| VREF (Pin 3) | Internal 2.5V reference output | Bypassed with 10μF + 0.1μF capacitors; externally overdrivable (2.55V–VDD) to scale input range. |
| CH1+ (Pin 4) | Noninverting analog input, Channel 1 | Simultaneously sampled with CH0+; matched acquisition path ensures time-aligned dual-channel capture. |
| CH1– (Pin 5) | Inverting analog input, Channel 1 | Paired with CH1+; identical electrical specs to CH0–; enables independent differential measurement of second signal. |
| GND (Pins 6, 11) | Analog/digital ground & exposed pad | Single ground node; exposed pad must be soldered to solid PCB ground plane for thermal dissipation and noise immunity. |
| VDD (Pin 7) | 3V power supply | Single supply for analog and digital sections; bypassed with 10μF + 0.1μF near pin to minimize switching noise coupling. |
| SDO (Pin 8) | Three-state serial data output | Outputs 32-bit frame (two 14-bit words) MSB-first; Hi-Z when SCK inactive; compatible with standard SPI timing. |
| SCK (Pin 9) | Serial clock input | Rising-edge synchronized; controls conversion sequencing and data readout; used to enter Nap/Sleep modes. |
| CONV (Pin 10) | Convert start trigger | Rising edge initiates simultaneous sampling; pulse count determines power mode (1=active, 2=Nap, ≥4=Sleep). |
Key Features
| Feature | Design Value |
|---|---|
| Simultaneous dual-channel sampling | Enables coherent I/Q signal capture and multiphase motor current monitoring without time-skew artifacts. |
| 80dB CMRR at 100kHz | Allows direct connection to noisy industrial sensors or transformer-coupled telecom lines without external instrumentation amps. |
| 10μW Sleep mode | Extends battery life in portable data loggers or handheld test equipment during idle intervals between burst acquisitions. |
| Internal 2.5V reference with external overdrive | Eliminates need for external reference IC while supporting flexible input scaling (e.g., 3.3V reference for extended dynamic range). |
| 3-wire serial interface with 32-clock frame | Reduces PCB routing complexity vs parallel interfaces; supports daisy-chaining or simple microcontroller GPIO bit-banging. |
Applications
| Telecommunications I/Q Demodulation | Data Acquisition Systems |
|---|---|
Use Scenario: Digitizing in-phase and quadrature baseband signals from RF downconverters in portable SDR receivers. IC Role / Device Role / Timing Role: Simultaneous sampling ADC capturing CH0 (I) and CH1 (Q) with <200ps skew to preserve phase integrity. Use Value: Enables accurate complex envelope reconstruction up to 5MHz bandwidth without interpolation or calibration. |
Use Scenario: High-speed logging of vibration, temperature, and strain in industrial predictive maintenance nodes. IC Role / Device Role / Timing Role: Dual-channel front-end converting differential sensor outputs with 73.5dB SINAD at 750kHz. Use Value: Delivers 12+ ENOB resolution while operating from 3V coin-cell or energy-harvesting supply. |
| Uninterruptible Power Supplies | Multiphase Motor Control |
Use Scenario: Real-time monitoring of AC line voltage and current waveforms during grid disturbance events. IC Role / Device Role / Timing Role: Simultaneous sampling of voltage and current channels to compute true RMS, THD, and power factor. Use Value: 80dB CMRR rejects common-mode noise from switching inverters; 1.5Msps/channel captures transients <1μs wide. |
Use Scenario: Closed-loop current sensing in 3-phase BLDC drives using shunt resistors on all phases. IC Role / Device Role / Timing Role: Simultaneous acquisition of two phase currents (e.g., IA and IB) to derive third (IC) via Kirchhoff's law. Use Value: Sub-200ps aperture skew ensures precise torque ripple calculation and field-oriented control alignment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel simultaneous-sampling ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8326IDGSR | 16-bit, 1Msps, single-supply 2.7–5.5V; no internal reference; requires external REF; higher power (12mW active). | Higher resolution but lower speed; better for precision DC measurements than RF I/Q. | Choose when 16-bit ENOB >13 bits is required and 1Msps suffices; verify external reference stability and layout. |
| AD7352BRUZ | 14-bit, 3Msps, dual simultaneous SAR; internal 2.5V ref; 12-lead TSSOP; higher IDD (12mA active); no Sleep mode. | Same resolution/speed class but larger package and no ultra-low-power shutdown. | Choose when board space allows 12-lead TSSOP and continuous operation is preferred over duty-cycled low-power modes. |
Compared with LTC1407AIMSE#PBF, ADS8326IDGSR trades speed for resolution and lacks integrated reference, while AD7352BRUZ matches speed/resolution but increases power and footprint-making LTC1407AIMSE#PBF optimal for compact, battery-sensitive simultaneous-sampling systems.
Availability
LTC1407AIMSE#PBF is available at Aetrix Electronics and suitable for telecommunications I/Q demodulation, industrial data acquisition systems, and uninterruptible power supplies requiring stable component supply, guaranteed lead-free compliance, and long-term production support.
Supply support for LTC1407AIMSE#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors.
The LTC1407 series belongs to Linear Technology's precision high-speed data acquisition product line, designed specifically for portable, low-power, simultaneous-sampling applications where size, power, and timing coherence are critical.
FAQ
What is the maximum input frequency supported by the LTC1407AIMSE#PBF while maintaining specified SINAD?
The LTC1407AIMSE#PBF maintains 73.5dB SINAD up to 750kHz input frequency under standard conditions (VDD = 3V, TA = 25°C, internal reference). Its full linear bandwidth is 5MHz (S/(N+D) ≥ 68dB), and full power bandwidth is 50MHz (–3dBFS point), enabling accurate digitization of fast transients and wideband signals within its 1.5Msps per-channel throughput limit.
How does the LTC1407AIMSE#PBF achieve simultaneous sampling across both channels?
The LTC1407AIMSE#PBF uses two independent sample-and-hold circuits triggered identically on the rising edge of the CONV signal. This hardware-synchronized acquisition ensures both CH0 and CH1 inputs are captured at precisely the same instant, with aperture skew limited to 200ps - a critical feature for phase-coherent applications like I/Q demodulation and multiphase motor control.
Can the internal 2.5V reference of the LTC1407AIMSE#PBF be overridden, and what are the valid voltage ranges?
Yes, the LTC1407AIMSE#PBF's internal 2.5V reference (Pin 3) can be overdriven by an external reference voltage between 2.55V and VDD (max 3.6V). The external source must sink up to 3mA during conversion. Using an external reference scales the full-scale differential input range proportionally - e.g., a 3.3V reference yields a 0–3.3V unipolar input span - while retaining all timing and noise specifications.
What are the power states of the LTC1407AIMSE#PBF and how are they entered?
The LTC1407AIMSE#PBF supports three power states: Active (5.2mA), Nap (1.2mA), and Sleep (2.0μA). Nap mode is entered with two CONV pulses while SCK is held static (high or low); Sleep mode requires four or more such pulses. Both modes retain register state and wake instantly (<2ms VREF settling) upon next CONV or SCK activity - ideal for burst-mode sensing.
Is the LTC1407AIMSE#PBF pin-compatible with other variants in the LTC1407 family?
Yes, all LTC1407 and LTC1407A variants - including LTC1407CMSE#PBF, LTC1407IMSE#PBF, LTC1407HMSE#PBF, LTC1407ACMSE#PBF, and LTC1407AHMSE#PBF - share identical 10-lead MSOP pinout and footprint. The LTC1407AIMSE#PBF differs only in temperature grade (–40°C to +85°C) and resolution (14-bit), with no layout changes required for drop-in replacement within the same grade family.
LTC1407AIMSE#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 3M
- Number of Inputs:
- 2
- Input Type:
- Differential, Single Ended
- Data Interface:
- SPI
- Configuration:
- S/H-MUX-ADC
- Ratio - S/H:ADC:
- 2:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 2.7V ~ 3.6V
- Voltage - Supply, Digital:
- 2.7V ~ 3.6V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 10-MSOP-EP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC1407AIMSE#PBF FAQ
1.How can I place an order for LTC1407AIMSE#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1407AIMSE#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1407AIMSE#PBF reliable?
The price and inventory of LTC1407AIMSE#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1407AIMSE#PBF is usually 5 days.
3.What payment methods are accepted for LTC1407AIMSE#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1407AIMSE#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1407AIMSE#PBF?
LTC1407AIMSE#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1407AIMSE#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1407AIMSE#PBF?
For technical support, including LTC1407AIMSE#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1407AIMSE#PBF requirements.
6.How does Aetrix verify that LTC1407AIMSE#PBF is sourced from the original manufacturer or authorized distributors?
All LTC1407AIMSE#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1407AIMSE#PBF meets industry standards.
7.What is the process for return or replacement of LTC1407AIMSE#PBF?
All LTC1407AIMSE#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1407AIMSE#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1407AIMSE#PBF part is unused and in its original packaging.
Return procedure for LTC1407AIMSE#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1407AIMSE#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

