My Inquiry
My Account
Analog Devices Inc. LTC1409CG#TRPBF
- Part No.:
- LTC1409CG#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
LTC1409CG#TRPBF.pdf
- Description:
- IC ADC 12BIT SAR 28SSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,496
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1409CG#TRPBF from Analog Devices (formerly Linear Technology) is a 12-bit, 800ksps successive-approximation ADC with differential analog inputs, ±2.5V bipolar input range, 72.5dB S/(N+D) at 400kHz, and integrated 2.5V reference. It operates from ±5V supplies, draws 80mW, and targets high-speed data acquisition in telecom and DSP systems.
For engineers reviewing the LTC1409CG#TRPBF datasheet, LTC1409CG#TRPBF pinout, LTC1409CG#TRPBF application, or LTC1409CG#TRPBF equivalent, key selection factors include its no-pipeline-delay parallel output, 20MHz full-power bandwidth, Nap/Sleep shutdown modes (4mW / 10µW), and true differential sampling rejecting 60dB common-mode noise.
Technical Context
The LTC1409CG#TRPBF implements a capacitor-based successive approximation register (SAR) architecture with an internal sample-and-hold circuit featuring 20MHz full-power bandwidth and 50–150ns acquisition time. Its differential input structure supports both single-ended and true differential signal acquisition while maintaining ±1LSB INL/DNL over temperature.
Conversion is initiated by a falling edge on CONVST under active CS; BUSY signals completion, and data appears on D11–D0 with no pipeline latency. The device supports dual shutdown modes via SHDN/NAP/SLP pins and allows direct interfacing to 3V or 5V logic through separate OVDD and AVDD supplies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit with no missing codes - guarantees monotonic transfer function for precision measurement. |
| Sampling Rate | 800ksps maximum - enables real-time capture of signals up to 400kHz Nyquist frequency. |
| S/(N + D) | 72.5dB at 400kHz input - delivers 11.7 effective bits for high-fidelity spectral analysis. |
| INL / DNL | ±1LSB max over temperature - ensures accurate code transition alignment in closed-loop control. |
| Input Range | ±2.5V differential - matches standard op-amp output ranges and eliminates level-shifting circuitry. |
| Power Dissipation | 80mW typical at full rate; 4mW in Nap mode; 10µW in Sleep mode - supports portable and low-power embedded designs. |
| Common-Mode Rejection | 60dB up to 100kHz - suppresses ground loops and noise in industrial sensor interfaces. |
| Aperture Jitter | 5ps RMS - minimizes sampling uncertainty for high-frequency signal fidelity. |
Pinout & Package
Package: 28-pin SOIC (Wide), RoHS-compliant, JEDEC MS-013AC, thermal resistance θJA = 95°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| +AIN (1) | Differential analog input positive | Accepts ±2.5V signal; sampled simultaneously with –AIN for true differential acquisition. |
| –AIN (2) | Differential analog input negative | Completes differential pair; common-mode voltage rejection up to 60dB. |
| VREF (3) | 2.50V reference output | Factory-trimmed bandgap reference; buffered, 4k series resistor allows external override. |
| REFCOMP (4) | Reference amplifier compensation | Requires ≥1µF bypass to AGND; stabilizes internal reference amplifier for low-noise operation. |
| AGND (5) | Analog ground | Must be tied to DGND and OGND at single point; critical for PSRR and CMRR performance. |
| D11–D4 (6–13) | Three-state parallel data outputs (MSB first) | 12-bit two's complement format; driven by OVDD supply for 3V/5V logic compatibility. |
| DGND (14) | Digital logic ground | Internal digital ground; tie directly to AGND to minimize ground bounce and timing skew. |
| AVDD (28) | +5V analog supply | Bypass with 10µF tantalum + 0.1µF ceramic; powers SAR core and sample-and-hold. |
| VSS (26) | –5V analog supply | Bypass identically to AVDD; supports rail-to-rail input common-mode range. |
| OVDD (27) | Output driver supply | Separate 3V or 5V supply for D11–D0 drivers - enables mixed-voltage system interfacing. |
| BUSY (25) | Conversion status indicator | Active-low open-drain output; rising edge marks valid data ready on D11–D0. |
| CONVST (23) | Conversion start trigger | Falling-edge sensitive; initiates SAR cycle without requiring precise timing window. |
| CS (24) | Chip select enable | Must be low for CONVST and RD to be recognized; enables multi-device bus sharing. |
| RD (22) | Data read strobe | Enables three-state drivers when CS is low; controls data access timing relative to BUSY. |
| SHDN (21) | Shutdown control input | Low-active; behavior determined by NAP/SLP pin state - selects Nap or Sleep mode. |
| NAP/SLP (20) | Shutdown mode selector | High = Nap mode (1.2mA, fast wake-up); Low = Sleep mode (1µA, longer wake-up). |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay | Immediate data availability after BUSY rise - eliminates latency in real-time control loops. |
| Dual shutdown modes | Nap (4mW) and Sleep (10µW) reduce power between conversions without sacrificing wake-up speed or accuracy. |
| True differential input architecture | Rejects 60dB common-mode noise up to 100kHz - enables clean measurements in noisy industrial environments. |
| Integrated 2.5V reference | 15ppm/°C tempco, ±20mV initial accuracy - eliminates external reference component and layout complexity. |
| 20MHz full-power bandwidth | Supports undersampling of RF and IF signals beyond Nyquist - useful in spectrum analysis and communications receivers. |
| Separate OVDD supply | Allows direct connection to 3V microcontrollers or FPGAs without level shifters - simplifies digital interface design. |
Applications
| Telecommunications Baseband Processing | Digital Signal Processing Systems |
|---|---|
Use Scenario: Digitizing I/Q baseband signals from quadrature demodulators in cellular infrastructure equipment. IC Role / Device Role / Timing Role: High-speed, low-distortion ADC capturing 400kHz complex waveforms with 72.5dB SINAD for accurate modulation analysis. Use Value: Enables compliant EVM and ACLR measurements without external anti-alias filtering due to 20MHz analog bandwidth. | Use Scenario: Real-time acquisition of sensor data in FPGA-based adaptive filtering engines for vibration monitoring. IC Role / Device Role / Timing Role: Parallel-output SAR ADC providing deterministic 1.25µs conversion time and zero-latency data delivery to pipeline stages. Use Value: Eliminates FIFO buffering overhead and jitter-induced timing errors in closed-loop feedback paths. |
| Multiplexed Data Acquisition Systems | Imaging System Front-Ends |
Use Scenario: Channelized analog input in medical EEG/ECG systems using multiplexer-driven front-end with shared reference. IC Role / Device Role / Timing Role: Precision ADC with ±1LSB linearity and low leakage (±1µA) enabling stable DC-coupled measurements across 16+ channels. Use Value: Reduces calibration frequency and improves long-term baseline stability versus sigma-delta alternatives. | Use Scenario: Digitizing CCD or CMOS sensor outputs in industrial machine vision cameras requiring wide dynamic range. IC Role / Device Role / Timing Role: 12-bit ADC with 86dB THD at 100kHz supporting high-SNR image reconstruction from analog pixel streams. Use Value: Preserves >11 effective bits across full field-of-view, minimizing quantization artifacts in defect detection algorithms. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8326IPW | 16-bit, 500ksps, SPI interface, no internal reference - requires external 2.5V ref and driver. | Higher resolution but lower speed; suited for precision DC/low-frequency acquisition, not Nyquist-rate RF sampling. | Select when ENOB >12 and throughput <500ksps suffices; avoid for 400kHz+ signal analysis. |
| MAX1166BCUP+ | 12-bit, 500ksps, internal reference, SPI interface, 20-pin TSSOP - lacks differential input and CMRR spec. | Lower power (15mW), smaller package, but only single-ended input limits noise immunity in industrial settings. | Choose for space-constrained, low-noise single-ended designs where 60dB CMRR is unnecessary. |
Compared with ADS8326IPW and MAX1166BCUP+, the LTC1409CG#TRPBF provides superior AC performance at 800ksps with built-in differential sampling and reference - making it optimal for real-time spectral analysis and telecom baseband digitization where timing determinism and noise rejection are critical.
Availability
LTC1409CG#TRPBF is available at Aetrix Electronics and suitable for telecommunications infrastructure, digital signal processing hardware, and multiplexed data acquisition systems requiring stable component supply, long-lifecycle support, and guaranteed traceable sourcing.
Supply support for LTC1409CG#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC1409CG#TRPBF belongs to ADI's legacy Linear Technology precision data converter family, designed specifically for high-speed, low-distortion sampling in demanding instrumentation and communications applications where deterministic latency and differential noise immunity are essential.
FAQ
What is the operating temperature range for the LTC1409CG#TRPBF?
The LTC1409CG#TRPBF is specified for commercial-grade operation from 0°C to +70°C. Its electrical characteristics-including ±1LSB INL/DNL, 72.5dB S/(N+D), and 80mW power dissipation-are guaranteed across this full range. The 'G' suffix denotes the commercial temperature grade, distinct from the industrial-grade 'I' variant (–40°C to +85°C). Thermal derating begins above 70°C ambient per θJA = 95°C/W.
Does the LTC1409CG#TRPBF require an external reference voltage?
No, the LTC1409CG#TRPBF includes a factory-trimmed, temperature-compensated 2.500V internal reference with ±20mV initial accuracy and ±15ppm/°C tempco, accessible at the VREF pin. An external reference may be applied to VREF if higher precision or different voltage is needed, but it is not required for standard ±2.5V full-scale operation. The REFCOMP pin must be bypassed with ≥1µF to AGND regardless of reference source.
How does the LTC1409CG#TRPBF handle differential versus single-ended inputs?
The LTC1409CG#TRPBF uses a true differential sample-and-hold that acquires +AIN and –AIN simultaneously. When used differentially, it rejects common-mode noise up to 60dB. For single-ended use, –AIN is grounded and +AIN accepts 0V to +5V (bipolar offset), preserving ±1LSB linearity. The device always computes (+AIN) – (–AIN), so common-mode voltage shifts do not affect code transitions-only bipolar zero error drifts slightly (<0.1% of VCM).
What are the wake-up times from Nap and Sleep modes on the LTC1409CG#TRPBF?
From Nap mode (NAP/SLP = HIGH, SHDN = LOW), the LTC1409CG#TRPBF wakes up in ≤200ns after SHDN returns high, allowing immediate conversion start. From Sleep mode (NAP/SLP = LOW, SHDN = LOW), wake-up takes longer due to deeper power gating; the datasheet specifies "t4 = SHDN↑ to CONVST↓ Wake-Up Time" as 200ns minimum, but full analog settling requires additional time-designers should allow ≥1µs before first valid conversion to ensure reference and bias stability.
Can the LTC1409CG#TRPBF interface directly with 3V logic systems?
Yes, the LTC1409CG#TRPBF supports direct 3V logic interfacing via its dedicated OVDD pin (Pin 27). When OVDD is supplied with 3V, the D11–D0 output drivers swing rail-to-rail between 0V and 3V, meeting 3V logic thresholds (VIH ≥ 2.0V, VIL ≤ 0.8V). AVDD and VSS remain at ±5V to power the analog core. This separation eliminates level shifters and preserves timing integrity in mixed-voltage systems.
LTC1409CG#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 800k
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- ±5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 28-SSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC1409CG#TRPBF FAQ
1.How can I place an order for LTC1409CG#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1409CG#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1409CG#TRPBF reliable?
The price and inventory of LTC1409CG#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1409CG#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC1409CG#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1409CG#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1409CG#TRPBF?
LTC1409CG#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1409CG#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1409CG#TRPBF?
For technical support, including LTC1409CG#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1409CG#TRPBF requirements.
6.How does Aetrix verify that LTC1409CG#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC1409CG#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1409CG#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC1409CG#TRPBF?
All LTC1409CG#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1409CG#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1409CG#TRPBF part is unused and in its original packaging.
Return procedure for LTC1409CG#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1409CG#TRPBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
