My Inquiry
My Account
Analog Devices Inc. LTC1420CGN#PBF
- Part No.:
- LTC1420CGN#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
LTC1420CGN#PBF.pdf
- Description:
- IC ADC 12BIT PIPELINED 28SSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,292
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1420CGN#PBF from Analog Devices (formerly Linear Technology) is a 12-bit, 10 Msps sampling ADC with integrated sample-and-hold, programmable gain amplifier (1×/2×), and internal 4.096 V reference. It operates from single 5 V or dual ±5 V supplies, delivers 71 dB S/(N+D) at 5 MHz input, and features true differential inputs with 75 dB CMRR-enabling high-fidelity signal acquisition in telecom and spectral analysis systems.
For engineers reviewing the LTC1420CGN#PBF datasheet, LTC1420CGN#PBF pinout, LTC1420CGN#PBF application, or LTC1420CGN#PBF equivalent, key selection considerations include its 100 MHz full-power bandwidth, ±1 LSB INL over temperature, flexible bipolar input ranges (±2.048 V / ±1.024 V / ±0.512 V), and separate OVDD logic supply supporting direct 3 V interface.
Technical Context
The LTC1420CGN#PBF employs a pipelined 12-bit CMOS architecture with on-chip dynamic logic refreshed internally after 500 µs of clock inactivity-eliminating power surge issues common in other pipelined ADCs. Its differential sample-and-hold accepts single-ended or fully differential signals while rejecting common-mode noise up to 75 dB across 100 MHz bandwidth.
Input scaling is controlled by two dedicated pins: SENSE selects internal reference voltage (4.096 V or 2.048 V), and GAIN sets PGA gain (1× or 2×), enabling precise matching of input signal amplitude to ADC span without external components. Output data is parallel, two's complement format with dedicated overflow (OF) flag.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit with no missing codes-guarantees monotonic transfer function for precision measurement. |
| Sample Rate | 10 Msps maximum-supports real-time digitization of baseband signals up to 5 MHz Nyquist frequency. |
| S/(N + D) | 71 dB typical at 5 MHz input-enables >11.5 effective bits for high-SNR applications like spectral analysis. |
| INL / DNL | ±0.35 LSB / ±0.25 LSB typical-ensures <0.01% integral nonlinearity for accurate DC and low-frequency measurements. |
| Input Range | Selectable ±2.048 V, ±1.024 V, or ±0.512 V-matches diverse sensor outputs without external attenuation or amplification. |
| Power Dissipation | 250 mW at 10 Msps-low thermal load enables dense PCB layouts in multi-channel DAQ systems. |
| Full-Power BW | 100 MHz-preserves transient fidelity for fast pulses and wideband RF sampling applications. |
Pinout & Package
Package: 28-lead narrow SSOP (GN package), 5.6 mm × 10.2 mm, 0.635 mm pitch, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| +AIN (1) | Positive analog input | Differential input node; must be driven within VSS–0.3 V to VDD+0.3 V; high-Z during conversion. |
| –AIN (2) | Negative analog input | Complementary differential input; enables ground-loop rejection when used with +AIN. |
| VCM (3) | 2.5 V reference output | Low-impedance (8 Ω) buffered reference for single-supply biasing of –AIN or external circuitry. |
| SENSE (4) | Reference programming control | GND → VREF = 4.096 V; VREF → VREF = 2.048 V; VDD → external VREF drive mode. |
| VREF (5) | ADC reference voltage input | Sets core input span to ±VREF/2; bypass with ≥1 µF ceramic capacitor for stability. |
| GND (6,8,24) | Analog ground | Three dedicated analog ground pins-must be tied together and connected to solid analog ground plane. |
| VDD (7,23) | +5 V analog supply | Two independent analog supply pins; each requires local 1 µF ceramic decoupling to GND. |
| D11–D0 (9–20) | Parallel digital outputs | 12-bit two's complement data bus; timing-critical-latched on third CLK rising edge after conversion start. |
| OGND (21) | Output logic ground | Must be tied to system logic ground; separates digital noise from analog ground domain. |
| OVDD (22) | Output logic supply | Configurable 2.7–5.25 V supply-enables direct interfacing to 3 V or 5 V microcontrollers/FPGAs. |
| VSS (25) | Negative supply | –5 V (dual supply) or 0 V (single supply); bypass with 1 µF ceramic if not grounded. |
| CLK (26) | Conversion start clock | Rising-edge triggered; min 20 ns high/low time; jitter <0.6 ps critical for >71 dB SNR at high fIN. |
| OF (27) | Overflow indicator | Active-high flag signaling output code = 0x7FF or 0x800-used for automatic range adjustment or clipping detection. |
| GAIN (28) | PGA gain select | Logic high (5 V) → 1× gain; logic low (0 V) → 2× gain-sets input scaling before ADC core. |
Key Features
| Feature | Design Value |
|---|---|
| True differential input architecture | 75 dB CMRR enables noise-immune signal acquisition from noisy environments or long cables. |
| Internal reference with programmable span | Factory-trimmed 2.5 V VCM and selectable 4.096 V / 2.048 V VREF eliminate need for external references in most designs. |
| Separate OVDD logic supply | Supports mixed-voltage systems-direct connection to 3 V FPGA I/O banks without level shifters. |
| Auto-refresh dynamic logic | Internal timer resets pipeline state after 500 µs clock inactivity-prevents power spikes and enables burst-mode operation. |
| Flexible input coupling support | Accepts DC-coupled (ground- or 2.5 V-centered), AC-coupled, or transformer-coupled inputs per Table 2 configurations. |
Applications
| Telecommunications Baseband Digitization | Digital Signal Processing Front-End |
|---|---|
Use Scenario: Digitizing IF signals from quadrature demodulators in wireless infrastructure equipment operating at 1–5 MHz. IC Role / Device Role / Timing Role: High-speed, high-linearity ADC capturing complex baseband waveforms with minimal harmonic distortion. Use Value: 83 dB SFDR at 5 MHz ensures clean spectral representation for FFT-based channel analysis and adjacent-channel interference detection. | Use Scenario: Real-time acquisition of sensor outputs (e.g., vibration, acoustic) feeding FIR/IIR filters in embedded DSP engines. IC Role / Device Role / Timing Role: Precision analog front-end delivering synchronized 12-bit samples at 10 Msps to processor memory via parallel bus. Use Value: ±0.35 LSB INL and 71 dB S/(N+D) preserve signal integrity across full dynamic range for accurate filter coefficient computation. |
| Multiplexed Data Acquisition Systems | Imaging System Signal Chain |
Use Scenario: High-channel-count industrial DAQ where multiple sensors share one LTC1420CGN#PBF via analog multiplexer with fast settling. IC Role / Device Role / Timing Role: Centralized ADC with 30 ns acquisition time and 15 ns full-scale step settling-minimizes inter-channel dead time. Use Value: 100 MHz full-power bandwidth allows clean capture of multiplexed transients without slew-induced distortion. | Use Scenario: Digitizing analog video or line-scan CCD outputs requiring low-noise, low-distortion sampling at pixel rates up to 10 MHz. IC Role / Device Role / Timing Role: High-fidelity imaging ADC with out-of-range (OF) flag for automatic exposure control and saturation detection. Use Value: Input-referred noise of 0.22 LSBRMS (±2.048 V range) preserves fine image detail and contrast in low-light conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed, high-accuracy ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9220ARZ | 12-bit, 10 Msps, but uses single +5 V supply only; no dual-supply option; 69 dB S/(N+D) at 5 MHz. | Lacks ±5 V operation and 75 dB CMRR-less suitable for differential noise rejection in industrial environments. | Choose AD9220ARZ only when strict single-supply compatibility and lower cost outweigh SNR/CMRR requirements. |
| MAX1186ETL+ | 12-bit, 10 Msps, 3.3 V supply; integrated reference; 70 dB S/(N+D) at 5 MHz; serial LVDS output instead of parallel. | No parallel interface or OVDD flexibility-requires FPGA with LVDS receiver; unsuitable for legacy microcontroller interfaces. | Select MAX1186ETL+ for space-constrained, low-power portable instruments where serial interface and 3.3 V operation are mandatory. |
Compared with AD9220ARZ and MAX1186ETL+, the LTC1420CGN#PBF uniquely combines dual-supply flexibility, true differential input with 75 dB CMRR, and a configurable 3–5 V output logic supply-making it optimal for mixed-signal systems requiring robust noise immunity and legacy parallel bus integration.
Availability
LTC1420CGN#PBF is available at Aetrix Electronics and suitable for telecommunications infrastructure, digital signal processing front-ends, and multiplexed data acquisition systems requiring stable component supply, long-term lifecycle support, and guaranteed RoHS compliance.
Supply support for LTC1420CGN#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC1420CGN#PBF belongs to ADI's legacy Linear Technology high-speed precision ADC product line, designed specifically for demanding applications requiring simultaneous high speed (10 Msps), high resolution (12-bit), and excellent dynamic performance (71 dB S/(N+D)) in compact SSOP packaging.
FAQ
What is the operating temperature range for the LTC1420CGN#PBF?
The LTC1420CGN#PBF is rated for commercial temperature operation from 0°C to 70°C. This is indicated by the "C" suffix in the part number. For extended industrial range (–40°C to 85°C), the LTC1420IGN variant is specified. The LTC1420CGN#PBF maintains ±0.35 LSB INL and 71 dB S/(N+D) across its full 0°C–70°C range under recommended supply and layout conditions.
Does the LTC1420CGN#PBF require an external clock source, and what are the timing constraints?
Yes, the LTC1420CGN#PBF requires an external CMOS-compatible clock applied to the CLK pin. It triggers conversion on the rising edge, with minimum high/low times of 20 ns. For optimal AC performance, clock jitter must be ≤0.6 ps RMS, and rise time should be <5 ns. The LTC1420CGN#PBF supports clock frequencies up to 10 MHz and includes internal logic refresh to prevent power surges during idle periods.
How does the SENSE pin configure the internal reference voltage in the LTC1420CGN#PBF?
The SENSE pin on the LTC1420CGN#PBF determines the VREF output voltage: grounding SENSE selects 4.096 V; connecting SENSE to VREF selects 2.048 V; connecting SENSE to VDD enables external reference drive mode. This configuration directly sets the ADC's full-scale input range to ±VREF/2, allowing precise matching to signal amplitude without external resistors or op amps.
Can the LTC1420CGN#PBF interface directly with 3 V logic systems?
Yes, the LTC1420CGN#PBF supports direct 3 V logic interfacing via its dedicated OVDD pin. When OVDD is supplied with 3 V (and tied to OGND), all digital outputs (D11–D0 and OF) swing between 0 V and 3 V with rail-to-rail drive capability. This eliminates level shifters and simplifies integration with 3 V FPGAs, microcontrollers, or ASICs-while maintaining full 10 Msps throughput.
What is the purpose of the OF (overflow) pin on the LTC1420CGN#PBF, and how is it used?
The OF (overflow) pin on the LTC1420CGN#PBF is an active-high flag indicating that the analog input exceeded the selected full-scale range-outputting either 0x7FF (positive overflow) or 0x800 (negative overflow). It is used for real-time range monitoring, automatic gain switching, or clipping detection in closed-loop systems. Unlike status registers in serial ADCs, OF provides immediate asynchronous notification without CPU intervention.
LTC1420CGN#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 10M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- ±4.75V ~ 5.25V
- Voltage - Supply, Digital:
- 2.7V ~ 5.25V
- Features:
- PGA
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 28-SSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC1420CGN#PBF FAQ
1.How can I place an order for LTC1420CGN#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1420CGN#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1420CGN#PBF reliable?
The price and inventory of LTC1420CGN#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1420CGN#PBF is usually 5 days.
3.What payment methods are accepted for LTC1420CGN#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1420CGN#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1420CGN#PBF?
LTC1420CGN#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1420CGN#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1420CGN#PBF?
For technical support, including LTC1420CGN#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1420CGN#PBF requirements.
6.How does Aetrix verify that LTC1420CGN#PBF is sourced from the original manufacturer or authorized distributors?
All LTC1420CGN#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1420CGN#PBF meets industry standards.
7.What is the process for return or replacement of LTC1420CGN#PBF?
All LTC1420CGN#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1420CGN#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1420CGN#PBF part is unused and in its original packaging.
Return procedure for LTC1420CGN#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1420CGN#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
