Analog Devices Inc. LTC1536CS8#PBF
- Part No.:
- LTC1536CS8#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LTC1536CS8#PBF.pdf
- Description:
- IC SUPERVISOR 3 CHANNEL 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,402
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1536CS8#PBF from Analog Devices (formerly Linear Technology) is a precision triple supply monitor IC designed for PCI local bus applications. It simultaneously monitors 5V (±5%), 3.3V (±0.3V), and an adjustable input (e.g., 1.000V ±0.75% threshold accuracy), delivers active-high and active-low reset outputs, and guarantees correct RST state down to VCC3 ≥ 1V or VCC5 ≥ 1V - enabling robust power-up/down sequencing in desktop and notebook motherboards.
For engineers reviewing the LTC1536CS8#PBF datasheet, LTC1536CS8#PBF pinout, LTC1536CS8#PBF application, or LTC1536CS8#PBF equivalent, key selection considerations include PCI tFAIL compliance (≤450 ns), 200ms internal reset delay, manual pushbutton soft-reset capability (100µs pulse), glitch immunity via dual-threshold comparators, and operation in narrow SO-8 package with 100µA typical supply current.
Technical Context
The LTC1536CS8#PBF integrates three independent voltage sense inputs (VCC5, VCC3, VCCA) feeding parallel fast/accurate comparator pairs per rail to meet PCI tFAIL timing while maintaining ±0.75% threshold accuracy. Its internal reset generator asserts RST low for ≥200ms after all supplies stabilize above thresholds or after PBR release following long-press (>2s).
It features dual open-drain reset outputs (RST and SRST) with weak internal 6µA pull-ups to VCC3, supporting OR-tie with other reset sources; the PBR input includes 20ms debounce and supports ESD hardening via external series resistor. Power detect logic automatically selects VCC3 or VCC5 as gate drive source for the RST output FET.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC3 Threshold | 2.985V typ (±0.75% accuracy); ensures reliable 3.3V supply monitoring within PCI spec tolerance |
| VCC5 Threshold | 4.725V typ (±0.75% accuracy); meets PCI 5V undervoltage detection requirement |
| VCCA Threshold | 1.000V typ (±0.75% accuracy); configurable for "power good" or DC/DC feedback monitoring |
| tFAIL Response | ≤450ns max; satisfies PCI Local Bus Rev 2.1 tFAIL spec for fast undervoltage detection |
| Reset Delay | 200ms nominal; provides stable deassertion window after all supplies stabilize |
| Supply Current | 100µA typ; enables use in battery-backed or low-power embedded systems |
| Operating Temp | 0°C to 70°C (C-grade); suitable for commercial motherboard and server environments |
| Package | 8-pin SO (S8); industry-standard footprint compatible with automated PCB assembly |
Pinout & Package
Package: 8-lead plastic SO (narrow, 0.150-inch width), RoHS-compliant, JEDEC MS-012AC compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC3 (Pin 1) | 3.3V Sense Input & IC Power Supply | Bypassed with ≥0.1µF capacitor; powers internal circuitry and provides pull-up reference for RST/SRST/PBR |
| VCC5 (Pin 2) | 5V Sense Input | Used as gate drive source for RST output FET when VCC5 > VCC3; enables RST assertion even if VCC3 fails first |
| VCCA (Pin 3) | Adjustable Threshold Input | High-impedance 1V comparator input; supports "power good" signal or DC/DC feedback monitoring |
| GND (Pin 4) | Ground Reference | Common return path for all analog and digital functions; requires low-inductance connection |
| PBR (Pin 8) | Pushbutton Reset Input | Active-low with 7µA internal pull-up; debounced (20–35ms); triggers soft reset (<2s press) or hard reset (>2s press) |
| RST (Pin 5) | Active-High CMOS Output | Buffered complement of RST (Pin 6); drives high to VCC3; not open-drain |
| RST (Pin 6) | Active-Low Open-Drain Output | Primary reset output; can be OR-tied with other open-drain sources; weak 6µA pull-up to VCC3 |
| SRST (Pin 7) | Soft Reset Output | Active-low open-drain; asserts 100µs pulse on PBR release (short press); preserves DRAM refresh |
Key Features
| Feature | Design Value |
|---|---|
| Dual-threshold comparator architecture | Combines fast (–250mV offset) and precise comparators per rail to meet PCI tFAIL while avoiding false triggers from transients |
| Guaranteed reset at low VCC | RST remains valid down to VCC3 ≥ 1V or VCC5 ≥ 1V - critical for brownout resilience in multi-rail systems |
| Configurable soft/hard reset modes | PBR input distinguishes short press (100µs SRST pulse) from long press (200ms RST assertion), enabling software vs hardware reset control |
| PCI tFAIL & tPF compliance | Meets Rev 2.1 timing specs: tFAIL ≤ 450ns, tPF ≤ 90ns - validated across temperature and supply slew rates |
| Glitch-immune power-fail detection | Simultaneous monitoring of VCC5 < (VCC3 – 300mV) and individual rail undervoltage prevents spurious resets during supply cross-over |
| OR-tie capable reset outputs | Both RST (Pin 6) and SRST (Pin 7) are open-drain with weak internal pull-ups, enabling direct wire-OR with other system reset sources |
Applications
| Desktop Motherboard Power Sequencing | Notebook System Reset Management |
|---|---|
Use Scenario: Monitoring 5V, 3.3V, and VCCA ("power good") rails during cold boot and hot-plug events on ATX-based desktop motherboards. IC Role / Device Role / Timing Role: Triple-supply monitor generating synchronized reset pulses meeting PCI tFAIL and tPF specifications. Use Value: Ensures CPU and peripheral initialization only after all supplies stabilize within spec - preventing lockups and data corruption. | Use Scenario: Managing reset behavior during battery-swapping, AC adapter transitions, and sleep/wake cycles in portable notebooks. IC Role / Device Role / Timing Role: Provides both hard reset (200ms) and soft reset (100µs) outputs to preserve DRAM contents during non-power-cycle events. Use Value: Enables fast resume from S3/S4 states without full memory reinitialization, reducing wake latency by >100ms. |
| PCI Expansion Card RST Generation | Industrial Embedded Controller Supervision |
Use Scenario: Generating compliant reset signals for add-in cards (e.g., network, GPU, storage) plugged into PCI slots. IC Role / Device Role / Timing Role: Local reset generator meeting PCI Local Bus Rev 2.1 tFAIL timing under worst-case supply droop conditions. Use Value: Guarantees card-level reset assertion within 450ns of 5V or 3.3V falling 500mV below threshold - satisfying slot-level interoperability requirements. | Use Scenario: Supervising dual-rail (5V + 3.3V) power domains in programmable logic controllers and industrial gateways. IC Role / Device Role / Timing Role: Precision supply monitor with guaranteed reset validity down to 1V supply - enabling fail-safe shutdown during brownouts. Use Value: Prevents firmware execution in undefined voltage regions, eliminating watchdog timeouts and uncontrolled I/O states. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-supply monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC1326CMS8#PBF | Same 8-pin MSOP package; identical 3-input architecture but with fixed thresholds (4.725V/3.118V/1.000V); ±0.75% accuracy; 15µA supply current | Optimized for micropower systems; lacks PBR input and soft-reset functionality; no PCI tFAIL optimization | Select when ultra-low quiescent current is prioritized over pushbutton control and PCI compliance |
| LTC1536IS8#PBF | Identical functionality and pinout; extended temperature range (–40°C to 85°C); same electrical specs except wider temp coverage | Suitable for industrial or automotive-adjacent environments requiring extended thermal operation | Select when operating ambient exceeds 70°C - otherwise LTC1536CS8#PBF is optimal for commercial desktop/notebook use |
Compared with LTC1326CMS8#PBF, the LTC1536CS8#PBF adds PBR-driven soft/hard reset and PCI-optimized fast response, while LTC1536IS8#PBF extends thermal range without altering timing or interface - making the C-grade version the most cost-effective choice for standard computing applications.
Availability
LTC1536CS8#PBF is available at Aetrix Electronics and suitable for desktop motherboards, notebook platforms, and PCI expansion card designs requiring stable component supply, PCI-compliant reset timing, and dual-mode pushbutton reset capability.
Supply support for LTC1536CS8#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its precision analog and power management portfolio. Linear's legacy design ethos emphasizes high-accuracy, low-power, and application-specific integration.
The LTC1536CS8#PBF belongs to Linear's precision supply monitor product line, engineered specifically for PCI-compliant computing systems requiring simultaneous multi-rail supervision, fast fault response, and flexible reset generation - including soft-reset preservation of DRAM state.
FAQ
What is the primary function of the LTC1536CS8#PBF in a PCI-based system?
The LTC1536CS8#PBF serves as a precision triple-supply monitor that ensures reliable system reset generation during power-up, brownout, and power-down events. In PCI-based systems, it guarantees compliance with tFAIL timing (≤450ns) when either the 5V or 3.3V rail drops out of specification, and it supports both hard and soft reset modes via the PBR input - directly enabling robust motherboard and expansion card reset behavior as defined in PCI Local Bus Specification Rev 2.1. The LTC1536CS8#PBF achieves this using dual-threshold comparators and automatic VCC3/VCC5 gate-drive selection.
Does the LTC1536CS8#PBF support operation with only one supply rail active?
Yes, the LTC1536CS8#PBF guarantees correct RST output state when either VCC3 ≥ 1V or VCC5 ≥ 1V, allowing functional reset assertion even during asymmetric power sequencing or partial rail failure. This is achieved through internal power-detect logic that selects the higher of VCC3 or VCC5 to drive the RST output FET. The LTC1536CS8#PBF does not require both rails to be present simultaneously to maintain valid reset signaling - a key feature for brownout resilience in multi-voltage systems.
How does the PBR input differentiate between soft and hard reset on the LTC1536CS8#PBF?
The PBR input on the LTC1536CS8#PBF uses an internal timer to distinguish press duration: a low pulse shorter than ≈2 seconds (tPB) triggers a 100µs soft reset on SRST, preserving DRAM refresh; a low pulse longer than ≈2 seconds forces RST low and holds it for 200ms after PBR release - equivalent to a power-on reset. The LTC1536CS8#PBF includes 20–35ms debounce on PBR to reject contact bounce, ensuring deterministic mode selection regardless of mechanical switch characteristics.
Can the VCCA pin of the LTC1536CS8#PBF be used for monitoring a DC/DC converter feedback node?
Yes, the VCCA pin of the LTC1536CS8#PBF is a high-impedance 1.000V threshold input designed explicitly for such use cases. When tied to the feedback divider of a DC/DC regulator (e.g., via resistive divider scaling output voltage to 1.000V), it monitors "power good" status or detects regulation loss. The LTC1536CS8#PBF's ±0.75% accuracy and low input current (<15nA) ensure minimal loading and high trip-point stability - making it suitable for closed-loop supervision without affecting converter regulation.
What package type and lead finish does the LTC1536CS8#PBF use?
The LTC1536CS8#PBF uses an 8-lead plastic small-outline (SO-8, narrow 0.150-inch body), designated S8 package per Linear Technology drawing #05-08-1610. It features RoHS-compliant, lead-free (Pb-free) termination with matte tin plating over nickel underplate, indicated by the #PBF suffix. The part marking "1536" appears on the top surface, and the device is rated for 0°C to 70°C operation with θJA = 150°C/W.
LTC1536CS8#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 2.985V, 4.725V, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SO
LTC1536CS8#PBF FAQ
1.How can I place an order for LTC1536CS8#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1536CS8#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1536CS8#PBF reliable?
The price and inventory of LTC1536CS8#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1536CS8#PBF is usually 5 days.
3.What payment methods are accepted for LTC1536CS8#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1536CS8#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1536CS8#PBF?
LTC1536CS8#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1536CS8#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1536CS8#PBF?
For technical support, including LTC1536CS8#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1536CS8#PBF requirements.
6.How does Aetrix verify that LTC1536CS8#PBF is sourced from the original manufacturer or authorized distributors?
All LTC1536CS8#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1536CS8#PBF meets industry standards.
7.What is the process for return or replacement of LTC1536CS8#PBF?
All LTC1536CS8#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1536CS8#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1536CS8#PBF part is unused and in its original packaging.
Return procedure for LTC1536CS8#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1536CS8#PBF Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

