My Inquiry
My Account
Analog Devices Inc. LTC1603IG#PBF
- Part No.:
- LTC1603IG#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 36-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
LTC1603IG#PBF.pdf
- Description:
- IC ADC 16BIT SAR 36SSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,334
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1603IG#PBF from Analog Devices (formerly Linear Technology) is a 16-bit, 250ksps successive-approximation analog-to-digital converter with differential input, internal 2.5V reference, and ±2.5V bipolar input range. It delivers 90dB S/(N+D), –100dB THD at 5kHz, and operates from ±5V supplies with 220mW typical power dissipation. Used in high-speed data acquisition systems requiring precision timing and noise immunity.
For engineers reviewing the LTC1603IG#PBF datasheet, LTC1603IG#PBF pinout, LTC1603IG#PBF application, or LTC1603IG#PBF equivalent, key selection criteria include its no-pipeline-delay parallel interface, 68dB common-mode rejection, Nap/Sleep shutdown modes (7mW / 10µW), 480ns acquisition time, and compatibility with µP/DSP control logic via CS/CONVST/RD signals.
Technical Context
The LTC1603IG#PBF implements a capacitor-based successive-approximation register (SAR) architecture with integrated differential sample-and-hold, eliminating pipeline latency and guaranteeing no missing codes over temperature. Its internal 15ppm/°C bandgap reference feeds a 1.75× gain reference amplifier, enabling stable 2.5V output at VREF (Pin 3) and 4.375V compensation at REFCOMP (Pin 4).
Digital interface uses µP-compatible 16-bit parallel bus (D15–D0) with active-low CS, falling-edge-triggered CONVST, and BUSY status signaling. Timing supports 250ksps throughput with 4µs total acquisition + conversion time, and three-state outputs driven by dedicated OVDD (Pin 29) for 3V/5V system compatibility.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit with guaranteed no missing codes across –40°C to +85°C operating range |
| Sampling Rate | 250ksps maximum - enables real-time capture of signals up to 125kHz Nyquist bandwidth |
| S/(N+D) Ratio | 90dB typical at 5kHz - ensures high-fidelity digitization in spectral analysis and imaging |
| THD | –100dB typical at 5kHz - minimizes harmonic distortion in precision measurement applications |
| Input Range | ±2.5V differential - supports true bipolar signal acquisition without external level-shifting |
| Power Dissipation | 220mW typical active, 7mW in Nap mode, 10µW in Sleep mode - enables low-power operation in portable instrumentation |
| Common-Mode Rejection | 68dB - suppresses ground-loop noise and enables differential sensing from noisy sources |
| Acquisition Time | 480ns maximum - allows fast settling even with moderate source impedances up to ~1kΩ |
Pinout & Package
36-pin SSOP (Shrink Small Outline Package), 0.209" body width, 0.025" pitch. RoHS-compliant, lead-free finish (Pb-free per JEDEC J-STD-020).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN+ (1), AIN– (2) | Differential analog inputs | Accept ±2.5V differential signal; enable common-mode noise rejection up to 15MHz bandwidth |
| VREF (3) | 2.5V reference output | Provides buffered internal reference; bypass with 2.2µF tantalum + 0.1µF ceramic to AGND |
| REFCOMP (4) | Reference compensation node | Stabilizes internal reference amplifier; requires 47µF tantalum + 0.1µF ceramic to AGND |
| AGND (5–8) | Analog ground terminals | Must connect to low-noise analog ground plane; separate from DGND/OGND for noise isolation |
| DVDD (9), DGND (10) | Digital logic supply/ground | Power internal timing and control logic; bypass DVDD to DGND with 10µF + 0.1µF |
| D15–D0 (11–26) | 16-bit parallel data outputs | Three-state, MSB-first, two's complement format; driven by OVDD-supplied output buffers |
| BUSY (27) | Conversion status indicator | Active-low open-drain signal; data valid on rising edge; synchronizes read timing with µP/DSP |
| OGND (28), OVDD (29) | Output driver supply/ground | Isolate output voltage swing (3V or 5V) from core logic; bypass OVDD to OGND with 10µF + 0.1µF |
| RD (30), CONVST (31), CS (32) | Digital control inputs | µP-compatible handshake: CS enables device, CONVST starts conversion, RD latches data |
| SHDN (33) | Power shutdown control | Low-active; combined with CS state selects Nap (CS low) or Sleep (CS high) mode |
| VSS (34) | Negative analog supply | –5V supply rail; bypass to AGND with 10µF + 0.1µF; absolute max –6V |
| AVDD (35–36) | Positive analog supply | +5V dual analog rails; tie pins with 10Ω resistor and bypass each to AGND with 10µF + 0.1µF |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay | Successive-approximation architecture delivers conversion result without latency - critical for closed-loop control and real-time triggering |
| Differential input sample-and-hold | 15MHz full-power bandwidth with 68dB CMRR enables accurate acquisition of small signals in electrically noisy environments |
| Two-stage power shutdown | Nap mode (7mW) retains reference and logic for <200ns wake-up; Sleep mode (10µW) powers down all bias for ultra-low standby |
| Internal precision reference | Factory-trimmed 2.500V ±15ppm/°C bandgap reference eliminates need for external reference in most applications |
| µP-compatible parallel interface | Asynchronous CS/CONVST/RD protocol with BUSY handshaking simplifies integration with legacy 8051, ARM, or DSP platforms |
| True bipolar input range | ±2.5V differential input accepts AC-coupled or DC-coupled signals without external op-amp translation circuitry |
Applications
| Telecommunications Test Equipment | Digital Signal Processing Front-End |
|---|---|
Use Scenario: Digitizing RF IF signals in spectrum analyzers and vector signal analyzers operating up to 125kHz baseband bandwidth. IC Role / Device Role / Timing Role: High-fidelity ADC front-end capturing modulated waveforms with minimal harmonic distortion and quantization noise. Use Value: 90dB S/(N+D) and –100dB THD preserve signal integrity for EVM and ACLR measurements in 4G/5G baseband validation. | Use Scenario: Sampling sensor outputs in real-time DSP systems such as motor control or audio processing engines. IC Role / Device Role / Timing Role: Synchronized analog acquisition node feeding FIR/IIR filters or FFT engines with deterministic 4µs latency. Use Value: No pipeline delay and BUSY-driven read timing ensure precise sample alignment for phase-sensitive algorithms. |
| Multiplexed Data Acquisition Systems | Imaging System Digitization |
Use Scenario: Channel-scanning in industrial PLC modules acquiring multiple thermocouple, strain gauge, or current-loop inputs. IC Role / Device Role / Timing Role: Precision SAR ADC with Nap mode enabling rapid channel switching while minimizing inter-channel crosstalk and power burst. Use Value: 68dB CMRR rejects shared ground noise across channels; ±2.5V range accommodates both unipolar and bipolar transducer outputs. | Use Scenario: Converting CCD or CMOS sensor analog outputs in medical ultrasound or digital radiography systems. IC Role / Device Role / Timing Role: Low-noise, high-linearity digitizer capturing linear grayscale response with minimal DNL-induced shading artifacts. Use Value: Guaranteed no missing codes and ±1 LSB INL ensure monotonic response across full 65,536-level dynamic range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed, 16-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8860IDRCT | 16-bit, 1MSPS, single-ended input only; SPI interface; no internal reference; 1.8V supply | Higher speed but lacks differential input, internal reference, and ±5V supply compatibility | Select when system uses low-voltage digital I/O and external reference is available; not drop-in for LTC1603IG#PBF layouts |
| LTC1604IG#PBF | Pin-compatible 16-bit SAR ADC; identical 36-pin SSOP package and pinout; same 250ksps rate and ±2.5V range | Same functional role and PCB footprint; differs only in internal reference tempco (15ppm/°C vs 25ppm/°C) and minor AC specs | Direct replacement where tighter reference stability is not required; validated for identical use cases |
Compared with ADS8860IDRCT and LTC1604IG#PBF, the LTC1603IG#PBF uniquely combines differential input, internal reference, ±5V supply operation, and µP-compatible parallel interface in a single 36-pin SSOP package - making it optimal for legacy industrial and test equipment upgrades requiring minimal redesign.
Availability
LTC1603IG#PBF is available at Aetrix Electronics and suitable for telecommunications test equipment, digital signal processing front-ends, and multiplexed data acquisition systems requiring stable component supply across extended temperature ranges.
Supply support for LTC1603IG#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LTC1603IG#PBF belongs to ADI's legacy Linear Technology precision data acquisition product line, engineered for high-speed, high-accuracy sampling in noise-sensitive instrumentation and real-time control systems.
FAQ
What is the operating temperature range for the LTC1603IG#PBF?
The LTC1603IG#PBF is rated for industrial operation from –40°C to +85°C. This is confirmed by the "I" grade suffix in the part number and specified in Absolute Maximum Ratings and Electrical Characteristics tables. The device guarantees no missing codes, ±3 LSB integral linearity, and 90dB S/(N+D) performance across this full range when powered from ±5V supplies with proper decoupling.
Does the LTC1603IG#PBF require an external clock source?
No, the LTC1603IG#PBF does not require an external clock. It contains a factory-trimmed internal clock that delivers a guaranteed maximum conversion time of 3.8µs and supports 250ksps sampling without external timing components. The internal clock eliminates jitter sensitivity and simplifies system design - the only required timing signals are CONVST, CS, and RD for control handshaking.
How does the LTC1603IG#PBF handle differential versus single-ended inputs?
The LTC1603IG#PBF accepts both configurations: differential input (AIN+ and AIN– driven with opposite polarity signals) provides 68dB common-mode rejection and full ±2.5V range, while single-ended operation grounds AIN– and uses AIN+ for 0V to +2.5V or –2.5V to 0V unipolar ranges. The sample-and-hold acquires both inputs simultaneously, preserving phase coherence and enabling true differential noise cancellation.
What are the power supply requirements for the LTC1603IG#PBF?
The LTC1603IG#PBF requires three independent supply domains: AVDD = +5V (Pins 35–36), VSS = –5V (Pin 34), and DVDD = +5V (Pin 9), plus separate OVDD = +3V or +5V (Pin 29) for output drivers. All supplies must be bypassed per datasheet recommendations: 10µF + 0.1µF per AVDD/VSS/DVDD rail, and 47µF + 0.1µF on REFCOMP (Pin 4). Operating outside ±4.75V to ±5.25V violates recommended conditions.
Can the LTC1603IG#PBF interface directly with a 3.3V microprocessor?
Yes, the LTC1603IG#PBF supports 3.3V digital interfacing. Its digital inputs (CS, CONVST, RD, SHDN) accept 3V logic levels, and the OVDD pin (Pin 29) can be set to 3.3V to configure D15–D0 and BUSY outputs for 3.3V swing. This eliminates level-shifters in mixed-voltage systems. However, AVDD/VSS analog supplies remain ±5V to maintain specified AC performance and input range.
LTC1603IG#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 36-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 250k
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- ±5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 36-SSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC1603IG#PBF FAQ
1.How can I place an order for LTC1603IG#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1603IG#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1603IG#PBF reliable?
The price and inventory of LTC1603IG#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1603IG#PBF is usually 5 days.
3.What payment methods are accepted for LTC1603IG#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1603IG#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1603IG#PBF?
LTC1603IG#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1603IG#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1603IG#PBF?
For technical support, including LTC1603IG#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1603IG#PBF requirements.
6.How does Aetrix verify that LTC1603IG#PBF is sourced from the original manufacturer or authorized distributors?
All LTC1603IG#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1603IG#PBF meets industry standards.
7.What is the process for return or replacement of LTC1603IG#PBF?
All LTC1603IG#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1603IG#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1603IG#PBF part is unused and in its original packaging.
Return procedure for LTC1603IG#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1603IG#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
