My Inquiry
My Account
Analog Devices Inc. LTC1604ACG#PBF
- Part No.:
- LTC1604ACG#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 36-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
LTC1604ACG#PBF.pdf
- Description:
- IC ADC 16BIT SAR 36SSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,350
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1604ACG#PBF from Analog Devices (formerly Linear Technology) is a 16-bit, 333ksps successive-approximation analog-to-digital converter with differential input, internal 2.5V reference, and μP-compatible parallel output. It delivers 90dB S/(N+D), –100dB THD, ±0.5LSB integral linearity, and operates from ±5V supplies at 220mW typical power. Used in high-speed spectrum analysis and precision data acquisition systems requiring no pipeline delay and guaranteed no missing codes over temperature.
For engineers reviewing the LTC1604ACG#PBF datasheet, LTC1604ACG#PBF pinout, LTC1604ACG#PBF application, or LTC1604ACG#PBF equivalent, key selection criteria include its ±2.5V bipolar input range, 68dB common-mode rejection, Nap/Sleep shutdown modes (7mW/10μW), 36-pin SSOP package, and compatibility with both 3V and 5V digital interfaces via dedicated OVDD.
Technical Context
The LTC1604ACG#PBF implements a capacitor-based successive approximation register (SAR) architecture with integrated sample-and-hold, eliminating external timing components. Its differential input stage supports true rail-to-rail common-mode voltage (up to AVDD/VSS) while maintaining 68dB CMRR up to 1MHz and 5MHz full-power bandwidth.
Conversion is initiated by a falling edge on CONVST under CS low, with BUSY signaling completion. Internal clocking guarantees 2.45μs typical conversion time and 3μs throughput, enabling deterministic timing for DSP and microprocessor interfacing without pipeline latency.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit with guaranteed no missing codes over 0°C to 70°C operating range |
| Sampling Rate | 333ksps maximum - enables real-time FFT of signals up to 166.5kHz Nyquist bandwidth |
| S/(N+D) | 90dB typical at 100kHz input - ensures high-fidelity digitization in spectral analysis applications |
| THD | –100dB typical at 5kHz - critical for low-distortion measurement of audio and sensor signals |
| Input Range | ±2.5V differential - matches standard instrumentation signal levels without level-shifting circuitry |
| Power Dissipation | 220mW typical active, 7mW in Nap mode, 10μW in Sleep mode - supports battery-powered or thermally constrained designs |
| Reference | Internal 2.5V ±15ppm/°C bandgap - eliminates need for external reference unless higher accuracy or external control required |
Pinout & Package
Package: 36-lead plastic SSOP (G package), 0.209" body width, 0.025" lead pitch, RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN+ (1), AIN– (2) | Differential analog input pair | Accepts ±2.5V differential signal; enables common-mode noise rejection up to 68dB |
| VREF (3) | 2.5V reference output | Provides buffered internal reference; can be overdriven by external source for adjustable span |
| REFCOMP (4) | Reference amplifier compensation | Requires ≥47μF bypass to AGND for stable 1.75× gain and low-noise operation |
| AGND (5–8) | Analog ground terminals | Multiple low-inductance connections to analog ground plane reduce noise coupling |
| DVDD (9), DGND (10) | Digital logic supply and ground | Isolates digital switching noise from analog section; ties to AGND at single point |
| D15–D0 (11–26) | 16-bit three-state parallel output | Two's complement format; driven by OVDD-supplied buffers for 3V/5V interface flexibility |
| BUSY (27) | Conversion status indicator | Active-low open-drain signal; rising edge marks valid data ready for latching |
| OGND (28), OVDD (29) | Output driver ground and supply | Decouples output switching transients from core digital logic supply |
| RD (30), CONVST (31), CS (32) | Read, conversion start, chip select | Standard μP interface timing; supports memory-mapped or I/O-mapped access |
| SHDN (33) | Power shutdown control | Combined with CS state selects Nap (CS low) or Sleep (CS high) mode |
| VSS (34), AVDD (35–36) | Negative analog supply and dual positive analog supplies | AVDD pins require 10Ω isolation resistor between them to suppress supply resonance |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay | Successive approximation architecture delivers conversion result in fixed 2.45μs, enabling deterministic real-time control loops |
| Differential input with 68dB CMRR | Rejects ground-loop noise and EMI in industrial sensor interfaces without external instrumentation amplifiers |
| Two-stage shutdown (Nap/Sleep) | Nap mode (7mW) retains reference and logic state for <200ns wake-up; Sleep mode (10μW) enables ultra-low-power standby |
| 3V/5V digital interface compatibility | Dedicated OVDD pin allows direct connection to 3V or 5V bus without level shifters or voltage translators |
| Internal 2.5V reference with 15ppm/°C drift | Eliminates external reference component count while meeting 16-bit DC accuracy requirements over temperature |
| Guaranteed no missing codes | Validated across full 0°C to 70°C range - essential for closed-loop control and metrology applications |
Applications
| Telecommunications Test Equipment | Digital Signal Processing Front-End |
|---|---|
Use Scenario: Digitizing IF signals in baseband receivers and channel analyzers requiring wide dynamic range and low distortion. IC Role / Device Role / Timing Role: High-speed ADC capturing 100kHz–166kHz bandwidth signals with 90dB SINAD for accurate spectral characterization. Use Value: Enables real-time 4096-point FFT with <1 LSB error floor, reducing post-processing correction overhead. |
Use Scenario: Feeding high-fidelity sensor data into TI C6000 or Analog Devices SHARC DSPs for adaptive filtering and beamforming. IC Role / Device Role / Timing Role: Memory-mapped peripheral providing deterministic 3μs throughput and BUSY-synchronized read timing. Use Value: Eliminates FIFO buffering and simplifies DMA controller configuration due to absence of pipeline latency. |
| Multiplexed Data Acquisition Systems | High-Speed Oscilloscope Front-End |
Use Scenario: Scanning multiple precision sensors (strain gauges, RTDs) in automated test fixtures with shared digital bus. IC Role / Device Role / Timing Role: Parallel-output ADC with three-state D[15:0] and RD-controlled output enable for bus arbitration. Use Value: Supports daisy-chained or multiplexed architectures without additional bus transceivers or glue logic. |
Use Scenario: Capturing transient waveforms in portable oscilloscopes where thermal budget and board space are constrained. IC Role / Device Role / Timing Role: Low-power 16-bit sampling ADC with Nap mode enabling rapid wake-on-trigger while maintaining reference stability. Use Value: Reduces system power by >95% during idle periods without sacrificing acquisition readiness or DC accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed 16-bit ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8588SIPM (Texas Instruments) | 8-channel simultaneous-sampling, 16-bit, 100ksps, SPI interface, internal reference | Targets multi-channel synchronized acquisition; lower speed but higher channel density | Select when simultaneous sampling across ≥2 channels is required; not suitable for 333ksps single-channel throughput |
| AD7606CCPZ-RL (Analog Devices) | 8-channel, 16-bit, 200ksps, parallel/SPI, ±10V input range, on-chip PGA | Designed for industrial PLC inputs with programmable gain and wider input range | Choose for ±10V sensor interfacing or multi-channel cost-sensitive systems; lacks LTC1604ACG#PBF's 333ksps speed and differential CMRR optimization |
Compared with ADS8588SIPM and AD7606CCPZ-RL, the LTC1604ACG#PBF provides the highest single-channel throughput (333ksps) and best AC performance (90dB SINAD) in a compact 36-pin SSOP, making it optimal for bandwidth-critical, low-noise, single-input applications where deterministic timing and differential noise rejection are prioritized over channel count or programmable gain.
Availability
LTC1604ACG#PBF is available at Aetrix Electronics and suitable for telecommunications test equipment, digital signal processing front-ends, and high-speed oscilloscope designs requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LTC1604ACG#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors.
The LTC1604ACG#PBF belongs to Linear Technology's precision high-speed data acquisition product line, engineered for applications demanding exceptional dynamic range, low power, and robust noise immunity in demanding instrumentation and communications environments.
FAQ
What is the operating temperature range for the LTC1604ACG#PBF?
The LTC1604ACG#PBF is specified for the commercial temperature range of 0°C to 70°C. This is indicated by the "C" suffix in the part number and confirmed in the Absolute Maximum Ratings table. The device guarantees no missing codes, ±0.5LSB integral linearity, and full dynamic performance within this range. For extended industrial operation (–40°C to 85°C), the LTC1604AIG variant should be selected instead.
Does the LTC1604ACG#PBF require an external clock source?
No, the LTC1604ACG#PBF does not require an external clock source. It contains a factory-trimmed internal clock that guarantees a maximum conversion time of 2.8μs and a minimum sampling rate of 333ksps across temperature. The internal clock eliminates timing jitter from external sources and simplifies PCB layout by removing clock distribution traces and associated decoupling components.
How does the SHDN pin control Nap versus Sleep mode on the LTC1604ACG#PBF?
On the LTC1604ACG#PBF, SHDN pin state alone does not determine the mode - it requires coordination with the CS pin. When SHDN is driven low *and* CS is low, the device enters Nap mode (7mW). When SHDN is driven low *and* CS is high, it enters Sleep mode (10μW). Wake-up from Nap mode takes ≤200ns; wake-up from Sleep mode depends on REFCOMP capacitor settling and is ~160ms with the recommended 47μF.
Can the LTC1604ACG#PBF interface directly with a 3V microcontroller?
Yes, the LTC1604ACG#PBF supports direct 3V interface via its dedicated OVDD pin. Digital inputs (SHDN, CS, CONVST, RD) accept 3V logic levels, and the D[15:0] and BUSY outputs are driven from OVDD - setting OVDD = 3V configures all outputs for 3V logic swing. This eliminates level shifters and reduces BOM count while maintaining timing integrity and noise immunity.
What is the purpose of the 10Ω resistor between AVDD pins 35 and 36 on the LTC1604ACG#PBF?
The 10Ω resistor between AVDD pins 35 and 36 on the LTC1604ACG#PBF serves to dampen high-frequency supply resonance caused by the interaction of on-chip capacitance and PCB trace inductance. This improves analog supply stability, reduces switching noise coupling into the sample-and-hold circuit, and maintains the specified 90dB S/(N+D) performance. Omitting this resistor may degrade AC performance, especially at full throughput.
LTC1604ACG#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 36-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 333k
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- ±5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 36-SSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC1604ACG#PBF FAQ
1.How can I place an order for LTC1604ACG#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1604ACG#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1604ACG#PBF reliable?
The price and inventory of LTC1604ACG#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1604ACG#PBF is usually 5 days.
3.What payment methods are accepted for LTC1604ACG#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1604ACG#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1604ACG#PBF?
LTC1604ACG#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1604ACG#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1604ACG#PBF?
For technical support, including LTC1604ACG#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1604ACG#PBF requirements.
6.How does Aetrix verify that LTC1604ACG#PBF is sourced from the original manufacturer or authorized distributors?
All LTC1604ACG#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1604ACG#PBF meets industry standards.
7.What is the process for return or replacement of LTC1604ACG#PBF?
All LTC1604ACG#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1604ACG#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1604ACG#PBF part is unused and in its original packaging.
Return procedure for LTC1604ACG#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1604ACG#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
