Analog Devices Inc. LTC1605CSW#PBF
- Part No.:
- LTC1605CSW#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
LTC1605CSW#PBF.pdf
- Description:
- IC ADC 16BIT SAR 28SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,788
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1605CSW#PBF from Analog Devices (formerly Linear Technology) is a 16-bit, 100ksps successive-approximation analog-to-digital converter with integrated sample-and-hold, 2.5V precision reference, and internal synchronized clock. It operates from a single 5V supply, delivers ±10V bipolar input range, ±2.0LSB max INL, and 87.5dB typical SINAD - used in high-accuracy industrial data acquisition systems requiring stable DC performance and low power.
For engineers reviewing the LTC1605CSW#PBF datasheet, LTC1605CSW#PBF pinout, LTC1605CSW#PBF application, or LTC1605CSW#PBF equivalent, key selection factors include guaranteed no missing codes over temperature, microprocessor-compatible 16-bit parallel interface with BUSY/CS/R/C control, ±25V input overvoltage protection, and SW-package thermal performance for embedded signal conditioning.
Technical Context
The LTC1605CSW#PBF implements a switched-capacitor SAR architecture with auto-zeroed comparator and factory-trimmed 16-bit capacitive DAC. Its internal 2.5V bandgap reference is curvature-corrected and buffered at CAP pin, supporting either internal reference operation or external 2.3–2.7V reference substitution for enhanced temperature stability.
Timing is governed by an internal trimmed clock enabling fixed 8µs conversion time and 2µs acquisition window. Control logic supports two operational modes: R/C-triggered conversion with CS held low, or CS-triggered conversion with R/C pre-asserted - both delivering data-valid timing referenced to BUSY rising edge and byte-selectable 16-bit or dual-byte output format.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit - delivers 65,536 discrete output codes with guaranteed no missing codes across 0°C to 70°C. |
| Sampling Rate | 100ksps - enables real-time capture of signals up to 275kHz full-power bandwidth with 87.5dB SINAD at 1kHz. |
| Input Range | ±10V bipolar - matches standard industrial sensor outputs and eliminates need for external level-shifting circuitry. |
| INL Error | ±2.0LSB max - ensures monotonicity and <0.003% absolute linearity error for precision measurement applications. |
| Power Dissipation | 55mW typical at 5V - allows thermally constrained designs without forced cooling or derating in SO Wide package. |
| SINAD | 87.5dB typical - corresponds to ~14.5 effective bits at 1kHz, validating suitability for high-fidelity instrumentation. |
| Aperture Jitter | Sufficient to meet AC specs - supports accurate sampling of dynamic signals without external jitter cleanup circuitry. |
Pinout & Package
Package: 28-lead plastic SO Wide (SW), exposed pad grounded, JEDEC MS-013AC compliant. Thermal resistance θJA = 130°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (1) | Analog Input | ±10V differential input node; protected to ±25V; requires 200Ω series resistor per datasheet layout guidance. |
| AGND1 (2), AGND2 (5) | Analog Ground | Separate analog return paths; must be tied to low-impedance analog ground plane, not shared with digital traces. |
| REF (3) | Reference Output | 2.500V ±3mV internal reference; bypassed with 2.2µF tantalum; can be overdriven by external reference. |
| CAP (4) | Reference Buffer Output | Unity-gain buffered 2.5V source driving internal DAC; decoupled with 2.2µF; supports ≤2mA DC load only. |
| D15–D0 (6–13, 15–22) | Three-State Data Outputs | 16-bit parallel output; Hi-Z when CS high or R/C low; BYTE pin selects MSB-first or LSB-first byte ordering. |
| BUSY (26) | Status Output | Active-low open-drain signal indicating conversion in progress; rising edge marks data validity. |
| R/C (24) | Read/Convert Control | Falling edge (with CS low) initiates conversion; rising edge (with CS low) enables output drivers. |
| CS (25) | Chip Select | Enables device; falling edge (with R/C low) starts conversion; falling edge (with R/C high) latches output data. |
| VANA (27), VDIG (28) | Supply Pins | 5V analog and digital supplies; VDIG connected directly to VANA; each bypassed with 0.1µF ceramic + 10µF tantalum. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Precision Reference | 2.500V ±3mV, ±5ppm/°C tempco - eliminates external reference IC and reduces BOM count in standalone DAQ modules. |
| Guaranteed No Missing Codes | Valid across full 0°C to 70°C operating range - ensures reliable code transitions in closed-loop control feedback paths. |
| Microprocessor-Compatible Interface | Asynchronous 16-bit parallel bus with BUSY handshake and byte-select mode - simplifies connection to FPGA, DSP, or MCU GPIO without FIFO or glue logic. |
| Overvoltage Protected Inputs | Withstands ±25V on VIN without latch-up - increases system robustness in industrial environments with transient coupling. |
| Low Power at Full Speed | 55mW @ 100ksps - enables battery-backed or energy-constrained portable instrumentation without sacrificing resolution or throughput. |
Applications
| Industrial Process Monitoring | Multiplexed Sensor Acquisition |
|---|---|
Use Scenario: Continuous monitoring of pressure, temperature, and flow transducers in PLC-based control cabinets with ±10V output signals. IC Role / Device Role / Timing Role: Primary ADC digitizing multiple analog channels via external multiplexer; uses internal clock and BUSY-driven handshaking for deterministic sampling intervals. Use Value: ±2.0LSB INL and no missing codes ensure traceable calibration compliance; 55mW dissipation minimizes cabinet heat buildup during 24/7 operation. | Use Scenario: High-channel-count data logger sampling thermocouples and strain gauges through analog multiplexer arrays in test benches. IC Role / Device Role / Timing Role: Channel-specific ADC interfaced to microcontroller via 16-bit parallel bus; BYTE pin enables efficient 8-bit data transfers to reduce MCU I/O overhead. Use Value: 87.5dB SINAD preserves signal fidelity across 16-bit dynamic range; ±25V input tolerance prevents damage during hot-swap sensor insertion. |
| PC-Based High-Speed DAQ | DSP-Controlled Signal Conditioning |
Use Scenario: ISA/PCI add-in card capturing vibration spectra from accelerometers at 100ksps for FFT analysis in predictive maintenance software. IC Role / Device Role / Timing Role: Front-end ADC feeding FIFO or DMA controller; R/C-triggered mode synchronizes sampling to host bus cycles. Use Value: 275kHz full-power bandwidth captures harmonics up to 5th order; internal clock removes need for external timing generator. | Use Scenario: Real-time motor current sensing in servo drives where ADC output feeds TI C2000 or ADI SHARC DSP for field-oriented control. IC Role / Device Role / Timing Role: Isolated ADC providing synchronized current/voltage samples to DSP; BUSY rising edge triggers DMA fetch for zero-latency processing. Use Value: 2µs acquisition time enables tight control loop timing; two's complement output format matches DSP native arithmetic without software conversion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit sampling ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS7805UB | Pin-compatible 16-bit SAR ADC; 100ksps; ±10V input; but requires external reference and separate clock source. | Lacks integrated reference and internal clock - increases board area and component count; higher system-level power due to external ref IC. | Select ADS7805UB only if legacy design reuse or specific vendor qualification mandates TI sourcing. |
| AD976ARZ | 16-bit, 100ksps SAR ADC; ±10V input; internal reference; but uses serial SPI interface instead of parallel bus. | Reduces I/O count but adds software overhead for multi-byte reads; lacks BUSY handshake - requires polling or timer-based synchronization. | Choose AD976ARZ when PCB space is constrained and MCU has limited GPIO, accepting trade-off in deterministic timing control. |
Compared with ADS7805UB and AD976ARZ, the LTC1605CSW#PBF provides lowest system-level integration with its internal clock, reference, and parallel interface - reducing bill-of-materials, layout complexity, and firmware development effort for new industrial DAQ designs.
Availability
LTC1605CSW#PBF is available at Aetrix Electronics and suitable for industrial process control, multiplexed sensor acquisition, and PC-based high-speed data acquisition requiring stable component supply and long-term manufacturability.
Supply support for LTC1605CSW#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, formed through the acquisition of Linear Technology in 2017.
The LTC1605CSW#PBF belongs to ADI's legacy Linear Technology precision data acquisition product line, designed specifically for industrial and instrumentation applications demanding 16-bit accuracy, low power, and robust analog front-end integration.
FAQ
What is the operating temperature range for the LTC1605CSW#PBF?
The LTC1605CSW#PBF is rated for 0°C to 70°C ambient operating temperature. This commercial-grade specification is confirmed in the "ORDER INFORMATION" table of the datasheet, where "LTC1605CSW#PBF" is explicitly listed with "0°C to 70°C" under Temperature Range. The SW package variant shares the same thermal limits as the SSOP version, with θJA = 130°C/W.
Does the LTC1605CSW#PBF require an external clock source?
No, the LTC1605CSW#PBF does not require an external clock source. It contains an internal synchronized clock trimmed to deliver a typical conversion time of 8µs and guaranteed 100ksps throughput. The datasheet states "Internal Synchronized Clock" as a feature and confirms in Timing Characteristics that fSAMPLE(MAX) = 100kHz is achieved using the internal oscillator - eliminating external timing components for basic operation.
Can the LTC1605CSW#PBF operate with an external reference voltage?
Yes, the LTC1605CSW#PBF supports external reference operation. The REF pin accepts an external 2.30V to 2.70V reference, overriding the internal 2.5V source. Datasheet section "INTERNAL REFERENCE CHARACTERISTICS" specifies this range, and Figure 3 shows the external reference connection topology. Using an external reference improves temperature drift performance when higher absolute accuracy is required beyond the ±5ppm/°C of the internal reference.
What is the meaning of the "BYTE" pin function on the LTC1605CSW#PBF?
The BYTE pin on the LTC1605CSW#PBF controls output data organization: when LOW, D15–D8 carry the most significant byte and D7–D0 the least significant byte; when HIGH, the byte order swaps so D15–D8 output the LSBs and D7–D0 output the MSBs. This is documented in the "PIN FUNCTIONS" section and Figure 10, enabling flexible interfacing with 8-bit microcontrollers or memory-mapped peripherals that expect specific byte alignment.
How is analog and digital grounding implemented on the LTC1605CSW#PBF?
The LTC1605CSW#PBF uses separate analog (AGND1, AGND2) and digital (DGND) ground pins to minimize noise coupling. Datasheet layout guidance in Application Information recommends tying AGND1 and AGND2 to a dedicated analog ground plane, DGND to a digital ground plane, and connecting both planes at a single point near the power supply ground. This separation preserves 16-bit accuracy by preventing digital switching noise from modulating the analog input path.
LTC1605CSW#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 100k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 28-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC1605CSW#PBF FAQ
1.How can I place an order for LTC1605CSW#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1605CSW#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1605CSW#PBF reliable?
The price and inventory of LTC1605CSW#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1605CSW#PBF is usually 5 days.
3.What payment methods are accepted for LTC1605CSW#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1605CSW#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1605CSW#PBF?
LTC1605CSW#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1605CSW#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1605CSW#PBF?
For technical support, including LTC1605CSW#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1605CSW#PBF requirements.
6.How does Aetrix verify that LTC1605CSW#PBF is sourced from the original manufacturer or authorized distributors?
All LTC1605CSW#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1605CSW#PBF meets industry standards.
7.What is the process for return or replacement of LTC1605CSW#PBF?
All LTC1605CSW#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1605CSW#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1605CSW#PBF part is unused and in its original packaging.
Return procedure for LTC1605CSW#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1605CSW#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

