My Inquiry
My Account
Analog Devices Inc. LTC1609ACSW#PBF
- Part No.:
- LTC1609ACSW#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
LTC1609ACSW#PBF.pdf
- Description:
- IC ADC 16BIT SAR 20SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:3,270
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1609ACSW#PBF from Analog Devices (formerly Linear Technology) is a 16-bit, 200ksps serial analog-to-digital converter with integrated sample-and-hold, precision 2.5V reference, and internal clock. It operates from a single 5V supply, delivers ±2LSB INL and guaranteed no missing codes over temperature, and supports ±10V, ±5V, ±3.3V, 0V–10V, 0V–5V, and 0V–4V input ranges - enabling high-accuracy data acquisition in industrial process control and DSP interfacing.
For engineers reviewing the LTC1609ACSW#PBF datasheet, LTC1609ACSW#PBF pinout, LTC1609ACSW#PBF application, or LTC1609ACSW#PBF equivalent, this page provides verified specifications, validated 20-pin SO package pin functions, real-world timing constraints (e.g., 3µs conversion time, 5µs throughput), and confirmed alternatives for ±10V bipolar and 0V–5V unipolar signal chain designs.
Technical Context
The LTC1609ACSW#PBF implements a switched-capacitor successive approximation architecture with auto-zeroed comparator and 16-bit capacitive DAC. Its internal 2.5V bandgap reference is curvature-corrected and factory-trimmed to ±0.25% full-scale error, supporting both internal and external reference operation via REF and CAP pins.
It features dual-clock serial interface modes: internal shift clock (EXT/INT = LOW) outputs 16 pulses on DATACLK per conversion, while external mode (EXT/INT = HIGH) accepts user-provided DATACLK and uses SYNC for timing alignment. Data format (straight binary or two's complement) is selected by SB/BTC pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit - delivers 15.2 effective bits (ENOB) at 1kHz input, enabling sub-153µV LSB quantization in 0V–5V range. |
| Sample Rate | 200ksps - supports real-time capture of signals up to 100kHz Nyquist bandwidth with 87dB SINAD. |
| INL | ±2LSB max - ensures monotonicity and <0.003% full-scale linearity error across –40°C to 85°C operating range. |
| Power Dissipation | 65mW typical at 200ksps - enables low-thermal-drift operation without forced cooling in compact industrial modules. |
| Input Ranges | ±10V, ±5V, ±3.3V, 0V–10V, 0V–5V, 0V–4V - selectable via external resistor networks on R1IN/R2IN/R3IN pins. |
| Reference | Internal 2.5V ±5ppm/°C tempco - eliminates need for external reference unless <±0.1% absolute accuracy required. |
| Shutdown Power | 50µW - reduces system standby power by >99.9% while retaining last conversion result in output register. |
Pinout & Package
Package: 20-lead plastic SO (SOIC-20), 0.300" wide, RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| R1IN | Analog Input Channel 1 | Primary analog input node; connected with 200Ω/100Ω resistors to set ±10V/0V–5V input range per Table 1a/b. |
| AGND1 | Analog Ground 1 | Low-impedance return path for R1IN/R2IN/R3IN inputs; must be tied to analog ground plane, not digital ground. |
| R2IN | Analog Input Channel 2 | Secondary analog input node; used with R1IN/R3IN to configure bipolar/unipolar scaling networks. |
| R3IN | Analog Input Channel 3 | Third analog input node; completes resistor divider for gain/offset trimming in ±3.3V and 0V–4V ranges. |
| CAP | Reference Buffer Output | Drives internal DAC; requires 2.2µF tantalum bypass to AGND2 for <0.9LSB RMS transition noise. |
| REF | 2.5V Reference Output | Factory-trimmed bandgap reference; decoupled with 2.2µF tantalum to maintain ±10mV zero-error stability. |
| AGND2 | Analog Ground 2 | Return for REF/CAP circuitry; must be isolated from AGND1 until star-point connection near device. |
| SB/BTC | Data Format Select | High = straight binary (0V–10V); Low = two's complement (±10V); sets MSB polarity and code mapping. |
| EXT/INT | Serial Clock Mode | High = external DATACLK master; Low = internal clock output on DATACLK; determines BUSY/SYNC timing behavior. |
| DGND | Digital Ground | Return for CS, R/C, DATA, DATACLK, SYNC; separated from analog grounds to prevent digital noise coupling. |
| VDIG | Digital Supply | 5V supply for logic core; must be tied directly to VANA (no series resistance) to avoid timing skew. |
| VANA | Analog Supply | 5V supply for analog core; bypassed with 0.1µF ceramic + 10µF tantalum to suppress switching noise. |
| PWRD | Power-Down Control | High = shutdown (50µW); Low = active; retains last conversion in shift register during sleep. |
| BUSY | Conversion Status Flag | Active-low open-drain output; falling edge indicates conversion start; rising edge marks data validity. |
| CS | Chip Select | Active-low enable for serial interface; OR'd with R/C to trigger conversion or enable data readout. |
| R/C | Read/Convert Control | Falling edge (with CS low) initiates conversion; rising edge enables serial output; critical for FIFO/DSP handshaking. |
| TAG | Serial Data Tag | Input in external clock mode; shifted out as 17th bit after 16-bit DATA to support daisy-chained ADC configurations. |
| DATA | Serial Data Output | MSB-first 16-bit output; valid on DATACLK edges per EXT/INT and SB/BTC settings; level held between conversions. |
| DATACLK | Serial Clock I/O | Input when EXT/INT = HIGH; output (16-pulse burst) when EXT/INT = LOW; defines data transfer timing. |
| SYNC | Synchronization Pulse | Output pulse aligned to DATACLK edge; used to coordinate multiple LTC1609ACSW#PBF devices in time-aligned sampling. |
Key Features
| Feature | Design Value |
|---|---|
| Guaranteed no missing codes | Ensures monotonic transfer function across full –40°C to 85°C range, eliminating code gaps in closed-loop control feedback. |
| Multiple input range configuration | Supports six standard ranges via external resistor networks - avoids external op-amp gain stages in sensor interface designs. |
| Internal reference with external override | 2.5V ±5ppm/°C reference allows direct use in most applications; REF/CAP pins accept external references for metrology-grade accuracy. |
| Flexible serial interface timing | Supports both internal clock (simplifies layout) and external clock (enables synchronous multi-ADC sampling) without firmware changes. |
| Overvoltage protected inputs | R1IN/R2IN/R3IN withstand ±25V - eliminates need for external clamping diodes in noisy industrial environments. |
| Low-power shutdown mode | 50µW shutdown current enables battery-backed data loggers to extend operational life beyond 10 years. |
Applications
| Industrial Process Monitoring | Multiplexed Sensor Acquisition |
|---|---|
|
Use Scenario: Continuous monitoring of 4–20mA current loops, thermocouple outputs, and strain gauge bridges in PLC analog input modules. IC Role / Device Role / Timing Role: Primary ADC converting conditioned analog signals to 16-bit digital words synchronized to PLC scan cycle via CS/R/C handshaking. Use Value: ±2LSB INL and 87dB SINAD ensure <0.01% measurement uncertainty in 0.1°C temperature resolution and <0.05% pressure accuracy. |
Use Scenario: High-channel-count data acquisition using analog multiplexer (e.g., ADG1414) feeding single LTC1609ACSW#PBF input. IC Role / Device Role / Timing Role: Centralized ADC sampling up to 200ksps across 8+ channels; BUSY and SYNC coordinate multiplexer switching and data capture. Use Value: 3µs conversion time and 5µs throughput enable 25ksps per channel at 8-channel scan rate - sufficient for vibration analysis up to 12kHz. |
| PC-Based Test Equipment | DSP-Controlled Motor Drives |
|
Use Scenario: USB/Ethernet-connected oscilloscope or spectrum analyzer front-end digitizing ±10V analog waveforms at 200ksps. IC Role / Device Role / Timing Role: High-fidelity ADC interfaced to FPGA or microcontroller; DATACLK driven externally to align with host DMA transfers. Use Value: 87.2dB SINAD at 1kHz and –100.1dB THD enable accurate FFT-based spectral analysis without post-processing correction. |
Use Scenario: Real-time current sensing in three-phase inverter gate drivers, capturing motor phase currents for field-oriented control. IC Role / Device Role / Timing Role: Isolated ADC (with ADuM4160 isolator) feeding DSP; R/C and BUSY signals tightly coupled to PWM interrupt timing. Use Value: 150ns overvoltage recovery and 2µs transient response allow accurate capture of current spikes during IGBT switching transitions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit serial ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS7809U | 16-bit, 100ksps, 5V supply, no internal reference - requires external 2.5V reference and external clock generator. | Lacks internal reference and trimmed linearity; suitable only where cost is primary constraint and board space allows external components. | Select ADS7809U only if system already includes precision reference and clock distribution; LTC1609ACSW#PBF reduces BOM count by 3 components. |
| AD977ARZ | 16-bit, 100ksps, ±5V supply, internal reference, but uses parallel interface - no serial mode or configurable input ranges. | Requires 16-bit data bus and control lines; incompatible with SPI/I²C microcontrollers without glue logic. | Choose AD977ARZ only for legacy parallel-interface systems; LTC1609ACSW#PBF enables direct connection to ARM Cortex-M SPI peripherals. |
Compared with ADS7809U and AD977ARZ, the LTC1609ACSW#PBF uniquely integrates reference, clock, and serial interface while supporting six input ranges - reducing design risk, PCB area, and calibration effort in new industrial DAQ systems.
Availability
LTC1609ACSW#PBF is available at Aetrix Electronics and suitable for industrial process control, multiplexed sensor acquisition, PC-based test equipment, and DSP-controlled motor drives requiring stable component supply across extended temperature ranges.
Supply support for LTC1609ACSW#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LTC1609ACSW#PBF belongs to Linear Technology's precision data acquisition product line, designed specifically for high-resolution, low-power, easy-to-integrate ADC solutions in harsh industrial environments.
FAQ
What input voltage ranges does the LTC1609ACSW#PBF support?
The LTC1609ACSW#PBF supports six factory-specified input ranges: bipolar ±10V, ±5V, and ±3.3V; unipolar 0V–10V, 0V–5V, and 0V–4V. Range selection is accomplished by configuring external resistor networks on R1IN, R2IN, and R3IN pins per Tables 1a and 1b in the datasheet. Each range has defined nominal input impedance - e.g., 22.9kΩ for ±10V and 10kΩ for 0V–5V - ensuring predictable loading on signal sources.
How does the LTC1609ACSW#PBF handle reference voltage sourcing?
The LTC1609ACSW#PBF includes an internal 2.5V bandgap reference with ±5ppm/°C tempco, accessible at the REF pin and buffered at CAP. It can operate with this internal reference or accept an external reference applied to REF (2.3V–2.7V). When using the internal reference, CAP must be bypassed with a 2.2µF tantalum capacitor to maintain <0.9LSB transition noise. External reference mode disables the internal reference and allows metrology-grade accuracy.
What is the purpose of the SB/BTC and EXT/INT pins on the LTC1609ACSW#PBF?
SB/BTC selects output data format: high = straight binary (for unipolar ranges like 0V–5V); low = two's complement (for bipolar ranges like ±10V). EXT/INT configures serial clocking: high = external DATACLK master (user supplies clock); low = internal clock output on DATACLK (16-pulse burst per conversion). These pins determine how DATA is formatted and timed - critical for interoperability with microcontrollers, FPGAs, or daisy-chained ADC systems.
Can the LTC1609ACSW#PBF be used in power-constrained applications?
Yes - the LTC1609ACSW#PBF draws only 65mW typical at 200ksps and enters a 50µW shutdown state when PWRD is high. In shutdown, the last conversion result remains latched in the output shift register, allowing wake-up and immediate data readout without re-conversion delay. This makes it suitable for battery-powered data loggers, portable instrumentation, and energy-harvesting sensor nodes where duty cycling is essential.
What are the key timing requirements for reliable interface with a microcontroller?
Key timing parameters for microcontroller interface include: t2 (R/C or CS to BUSY delay) ≤ 80ns, t3 (BUSY low time) ≥ 3µs, t6 (conversion time) = 3µs, t7 (acquisition time) = 2µs, and t10/t11 (DATA setup/hold) = 15ns/40ns. To avoid missed conversions, BUSY rising edge must be sampled only when CS and R/C are both high. For SPI-like interfaces, DATACLK period must be ≥150ns (internal mode) or ≥50ns (external mode) to meet t9–t14 specifications.
LTC1609ACSW#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 200k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 20-SO
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC1609ACSW#PBF FAQ
1.How can I place an order for LTC1609ACSW#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1609ACSW#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1609ACSW#PBF reliable?
The price and inventory of LTC1609ACSW#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1609ACSW#PBF is usually 5 days.
3.What payment methods are accepted for LTC1609ACSW#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1609ACSW#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1609ACSW#PBF?
LTC1609ACSW#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1609ACSW#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1609ACSW#PBF?
For technical support, including LTC1609ACSW#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1609ACSW#PBF requirements.
6.How does Aetrix verify that LTC1609ACSW#PBF is sourced from the original manufacturer or authorized distributors?
All LTC1609ACSW#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1609ACSW#PBF meets industry standards.
7.What is the process for return or replacement of LTC1609ACSW#PBF?
All LTC1609ACSW#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1609ACSW#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1609ACSW#PBF part is unused and in its original packaging.
Return procedure for LTC1609ACSW#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1609ACSW#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
