My Inquiry
My Account
Analog Devices Inc. LTC1609AISW#PBF
- Part No.:
- LTC1609AISW#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
LTC1609AISW#PBF.pdf
- Description:
- IC ADC 16BIT SAR 20SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:130
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1609AISW#PBF from Analog Devices (formerly Linear Technology) is a 16-bit, 200ksps serial successive-approximation ADC with integrated sample-and-hold, precision 2.5V reference, and internal clock. It operates from a single 5V supply, supports ±10V/±5V/±3.3V bipolar and 0V–10V/0V–5V/0V–4V unipolar input ranges, and delivers ±2LSB INL, 87dB SNR, and guaranteed no missing codes over –40°C to +85°C.
For engineers reviewing the LTC1609AISW#PBF datasheet, LTC1609AISW#PBF pinout, LTC1609AISW#PBF application, or LTC1609AISW#PBF equivalent, this device is selected for high-accuracy, low-power data acquisition where serial interface simplicity, internal reference stability, and industrial temperature operation are critical - especially in multiplexed systems interfacing to DSPs or microcontrollers via CS/R/C/BUSY handshaking.
Technical Context
The LTC1609AISW#PBF implements a switched-capacitor SAR architecture with auto-zeroing comparator and 16-bit capacitive DAC. Its conversion cycle comprises a 2µs acquisition phase followed by a 3µs conversion phase, achieving 5µs total throughput time at 200ksps.
It features dual clocking modes: internal shift clock (output on DATACLK when EXT/INT = LOW) or external shift clock (synchronized to applied DATACLK when EXT/INT = HIGH), with configurable output format (straight binary or two's complement via SB/BTC). The internal 2.5V reference (±5ppm/°C tempco) drives the CAP buffer (2.5V output, 2mA DC load capable) and can be overdriven by an external reference.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit - delivers 65,536 distinct output codes with guaranteed no missing codes across temperature. |
| Sample Rate | 200ksps - enables real-time capture of signals up to 100kHz Nyquist bandwidth with minimal aliasing risk. |
| INL (Max) | ±2LSB - ensures monotonicity and <0.003% full-scale linearity error for precision measurement applications. |
| SNR (Typ) | 87dB - corresponds to ~14.5 effective bits, supporting high-fidelity signal digitization in noisy environments. |
| Power Dissipation | 65mW typical at 200ksps - enables thermally constrained designs without active cooling. |
| Power-Down Current | 50µW - reduces standby power by >1,300×, suitable for battery-backed or intermittent-sampling systems. |
| Analog Input Range | ±10V, ±5V, ±3.3V, 0V–10V, 0V–5V, 0V–4V - selectable via external resistor networks on R1IN/R2IN/R3IN pins. |
Pinout & Package
Package: 20-pin SO (SOIC-20), RoHS-compliant, surface-mount. Pin pitch: 0.050", body width: 0.300". Thermal resistance θJA = 130°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| R1IN | Analog Input Channel 1 | Primary analog input node; configured with R2IN/R3IN to set input range (e.g., ±10V with VIN→R1IN, AGND→R2IN, CAP→R3IN). |
| AGND1 | Analog Ground 1 | Dedicated analog ground return for R1IN path; must connect to clean analog ground plane to minimize noise coupling. |
| R2IN | Analog Input Channel 2 | Secondary analog input node; used with R1IN/R3IN to define resistor-divider network for gain/offset scaling. |
| R3IN | Analog Input Channel 3 | Third analog input node; completes range-setting network (e.g., connects to CAP for bipolar ranges). |
| CAP | Reference Buffer Output | 2.5V buffered reference output; requires 2.2µF tantalum bypass to AGND2 for low-noise DAC operation. |
| REF | Internal Reference Output | 2.500V ±10mV (25°C), ±5ppm/°C; can be overdriven by external reference for improved accuracy. |
| AGND2 | Analog Ground 2 | Ground return for REF/CAP circuitry; separate from AGND1 to isolate reference noise from signal path. |
| SB/BTC | Data Format Select | High = straight binary (0V–10V); Low = two's complement (±10V); determines MSB polarity interpretation. |
| EXT/INT | Serial Clock Mode | High = external DATACLK synchronizes data output; Low = internal clock pulses DATACLK for 16-bit readout. |
| DGND | Digital Ground | Isolated digital ground return; must tie to system digital ground but kept separate from analog grounds until star point. |
| VDIG | Digital Supply | +5V digital rail; must be tied directly to VANA (no series impedance) to ensure logic-level compatibility. |
| VANA | Analog Supply | +5V analog rail; bypassed with 0.1µF ceramic + 10µF tantalum to AGND2 for low-impedance AC return. |
| PWRD | Power-Down Control | High = enter 50µW shutdown mode; retains last conversion result in shift register until wake-up. |
| BUSY | Conversion Status Flag | Active-low open-drain output; falling edge indicates conversion start; rising edge marks data validity. |
| CS | Chip Select | Active-low enable; OR'd with R/C to initiate conversion or enable serial output; must be high during BUSY rise. |
| R/C | Read/Convert Control | Falling edge (with CS low) starts conversion; rising edge (with CS low) enables serial data output. |
| TAG | Daisy-Chain Tag Input | In external-clock mode, TAG value is shifted out after 16 DATA bits - enables cascading multiple LTC1609AISW#PBF devices. |
| DATA | Serial Data Output | MSB-first, synchronous to DATACLK; output format determined by SB/BTC; holds TAG value post-16-bit transfer if enabled. |
| DATACLK | Serial Clock I/O | Input when EXT/INT = HIGH; output (16-pulse burst) when EXT/INT = LOW; timing critical for setup/hold compliance. |
| SYNC | Synchronization Pulse | Output pulse aligned to external DATACLK edge; triggered by R/C or CS edge - aids multi-device timing alignment. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 2.5V reference with ±5ppm/°C drift | Eliminates need for external reference IC while maintaining <±0.25% full-scale error over temperature. |
| Configurable input ranges (6 total) | Reduces BOM count and PCB footprint by enabling one ADC design to support multiple sensor types (e.g., ±10V strain gauge, 0–5V RTD). |
| Auto-zeroing sample-and-hold with 2µs acquisition | Ensures accurate settling even with high-source-impedance sensors (down to 10kΩ nominal input Z) without external op-amp buffering. |
| Low-noise 16-bit SAR core (0.9LSB RMS transition noise) | Supports high-resolution DC measurements (e.g., weigh scales, precision instrumentation) without dithering or averaging. |
| Industrial temperature grade (–40°C to +85°C) | Validated for deployment in harsh environments including factory automation, motor control feedback, and outdoor monitoring. |
Applications
| Industrial Process Monitoring | Multiplexed Sensor Acquisition |
|---|---|
|
Use Scenario: Continuous voltage/current monitoring of PLC analog I/O modules with ±10V field transmitters. IC Role / Device Role / Timing Role: Primary ADC converting conditioned sensor outputs; uses BUSY/CS handshake to feed data into FIFO-based controller interface. Use Value: ±2LSB INL and 87dB SNR ensure <0.01% measurement uncertainty across 4–20mA loop diagnostics and valve position feedback. |
Use Scenario: 16-channel thermocouple/voltage scanner using analog multiplexer before ADC input. IC Role / Device Role / Timing Role: High-speed serial ADC accepting multiplexed inputs; R/C and BUSY signals coordinate channel switching and data capture timing. Use Value: 200ksps throughput allows 12.5ksps per channel across 16 inputs - sufficient for 100Hz thermal response sampling with oversampling. |
| PC-Based Data Acquisition | DSP-Controlled Motor Feedback |
|
Use Scenario: USB or PCIe DAQ card digitizing audio-band signals (up to 100kHz) for lab analysis software. IC Role / Device Role / Timing Role: Precision front-end ADC interfaced to FPGA or microcontroller; SYNC output aligns conversions across multiple cards. Use Value: Internal 2.5V reference and ±10V range eliminate external calibration components, reducing board cost and test complexity. |
Use Scenario: Real-time current sensing in servo drive for field-oriented control (FOC) algorithms. IC Role / Device Role / Timing Role: High-accuracy ADC capturing phase currents; uses external DATACLK synchronized to PWM period for deterministic sampling. Use Value: 5µs throughput time and 15ns DATA setup/hold enable sampling within tight control-loop windows (<1µs jitter tolerance). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit serial ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS7809UB | 16-bit, 100ksps, 5V supply, ±10V input, external reference only; no internal REF/CAP; SO-20 package. | Lacks integrated reference and power-down mode; requires external 2.5V ref and decoupling; lower speed limits dynamic response. | Select when absolute lowest cost is prioritized and external reference infrastructure already exists. |
| AD977ARZ | 16-bit, 100ksps, ±5V input, internal 2.5V ref, SPI-compatible serial interface; SO-24 package; higher 100mW power draw. | Slower throughput (100ksps vs 200ksps); different pinout and timing (SPI vs custom R/C/BUSY); no ±10V range support. | Select when SPI-native interface simplifies firmware integration and ±5V range suffices for sensor signal conditioning. |
Compared with ADS7809UB and AD977ARZ, the LTC1609AISW#PBF provides 2× higher throughput, integrated ±10V capability, and ultra-low 50µW shutdown power - making it optimal for compact, high-channel-count industrial DAQ where reference integration and thermal efficiency are decisive.
Availability
LTC1609AISW#PBF is available at Aetrix Electronics and suitable for industrial process control, multiplexed sensor acquisition, PC-based data acquisition, and DSP-controlled motor feedback requiring stable component supply across extended temperature ranges.
Supply support for LTC1609AISW#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC1609AISW#PBF belongs to Linear Technology's precision data acquisition product line, designed specifically for high-accuracy, low-power, serial-interface ADC applications in demanding industrial and instrumentation environments.
FAQ
What input voltage ranges does the LTC1609AISW#PBF support?
The LTC1609AISW#PBF supports six factory-specified input ranges: bipolar ±10V, ±5V, ±3.3V and unipolar 0V–10V, 0V–5V, 0V–4V. These are selected by configuring external resistors on R1IN, R2IN, and R3IN per Tables 1a and 1b in the datasheet. Each range has defined nominal input impedance (e.g., 22.9kΩ for ±10V), and all ranges maintain ±2LSB INL and no missing codes performance across –40°C to +85°C.
How does the LTC1609AISW#PBF interface with a microcontroller using its serial protocol?
The LTC1609AISW#PBF uses a hardware handshaking protocol with CS (chip select), R/C (read/convert), and BUSY signals. With CS low, a falling R/C edge initiates conversion; BUSY goes low during conversion and rises when data is ready. The microcontroller then clocks out 16 bits via DATA/DATACLK, with format controlled by SB/BTC. SYNC provides timing alignment for multi-device synchronization, and TAG enables daisy-chaining.
Can the LTC1609AISW#PBF operate with an external reference, and what are the requirements?
Yes, the LTC1609AISW#PBF accepts an external reference applied to the REF pin. The external reference must be 2.30V to 2.70V, source ≤100µA, and exhibit low noise and drift. When using an external reference, full-scale error improves to ±0.25%, and linearity remains ±2LSB. The internal reference is disabled automatically, and CAP becomes high-impedance - so external buffering may be needed if driving capacitive loads.
What is the purpose of the PWRD pin on the LTC1609AISW#PBF, and how does it affect operation?
The PWRD pin on the LTC1609AISW#PBF controls power-down mode: when driven high, it reduces supply current to 50µW typical while preserving the last conversion result in the output shift register. During shutdown, the internal reference and buffer are disabled, so wake-up recovery time depends on REF/CAP capacitor recharge. This feature enables energy-efficient intermittent sampling in battery-powered or thermally sensitive systems.
Does the LTC1609AISW#PBF require external passive components for stable operation, and which ones are mandatory?
Yes, the LTC1609AISW#PBF requires mandatory external passives: a 0.1µF ceramic + 10µF tantalum capacitor between VANA and AGND2; a 2.2µF tantalum capacitor between CAP and AGND2; and a 2.2µF tantalum capacitor between REF and AGND2. Additionally, 1000pF NPO capacitors at each analog input (R1IN/R2IN/R3IN) are recommended to suppress high-frequency noise and improve THD performance.
LTC1609AISW#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 200k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 20-SO
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC1609AISW#PBF FAQ
1.How can I place an order for LTC1609AISW#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1609AISW#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1609AISW#PBF reliable?
The price and inventory of LTC1609AISW#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1609AISW#PBF is usually 5 days.
3.What payment methods are accepted for LTC1609AISW#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1609AISW#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1609AISW#PBF?
LTC1609AISW#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1609AISW#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1609AISW#PBF?
For technical support, including LTC1609AISW#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1609AISW#PBF requirements.
6.How does Aetrix verify that LTC1609AISW#PBF is sourced from the original manufacturer or authorized distributors?
All LTC1609AISW#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1609AISW#PBF meets industry standards.
7.What is the process for return or replacement of LTC1609AISW#PBF?
All LTC1609AISW#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1609AISW#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1609AISW#PBF part is unused and in its original packaging.
Return procedure for LTC1609AISW#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1609AISW#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
