Analog Devices Inc. LTC1609ISW#PBF
- Part No.:
- LTC1609ISW#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
LTC1609ISW#PBF.pdf
- Description:
- IC ADC 16BIT SAR 20SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,818
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1609ISW#PBF from Analog Devices (formerly Linear Technology) is a 16-bit, 200ksps serial analog-to-digital converter with integrated sample-and-hold, precision 2.5V reference, and internal clock. It operates from a single 5V supply, delivers ±2LSB INL and guaranteed no missing codes over temperature, and supports bipolar (±10V, ±5V, ±3.3V) and unipolar (0V–10V, 0V–5V, 0V–4V) input ranges. It is used in high-speed industrial data acquisition systems requiring stable DC accuracy and low power.
For engineers reviewing the LTC1609ISW#PBF datasheet, LTC1609ISW#PBF pinout, LTC1609ISW#PBF application, or LTC1609ISW#PBF equivalent, key selection criteria include its 200ksps throughput, ±10V input capability, 87dB SNR, 20-pin SO package, and support for both internal/external reference operation - critical for precision sensor interfacing and multiplexed DAQ designs.
Technical Context
The LTC1609ISW#PBF implements a switched-capacitor successive approximation architecture with auto-zeroing comparator and 16-bit capacitive DAC. Its conversion cycle comprises a 2µs acquisition phase followed by a 3µs conversion phase, achieving 5µs total throughput time. The device uses separate analog (AGND1/AGND2) and digital (DGND) ground pins to minimize noise coupling between signal and logic domains.
It features dual serial interface modes: internal clock mode (DATACLK outputting 16 pulses per conversion) or external clock mode (DATACLK as input synchronized to EXT/INT pin). Data format (straight binary or two's complement) is selected via SB/BTC pin, and TAG pin enables daisy-chaining of multiple converters in external clock mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit - delivers 15.9 effective bits with no missing codes across temperature. |
| Sample Rate | 200ksps - supports real-time capture of signals up to 100kHz Nyquist bandwidth. |
| INL | ±2LSB max - ensures monotonicity and <0.003% full-scale linearity error for calibration-sensitive applications. |
| SNR | 87dB typical - enables >14-bit effective resolution for low-noise signal conditioning paths. |
| Power Dissipation | 65mW typical at 200ksps - allows thermal management in dense PCB layouts without forced cooling. |
| Input Ranges | ±10V, ±5V, ±3.3V, 0V–10V, 0V–5V, 0V–4V - configurable via external resistor networks on R1IN/R2IN/R3IN pins. |
| Reference | Internal 2.5V ±5ppm/°C - factory-trimmed bandgap source; also accepts 2.3V–2.7V external reference for higher accuracy. |
Pinout & Package
Package: 20-lead plastic SO (SW package), 0.300" wide, RoHS-compliant, moisture sensitivity level 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| R1IN | Analog Input Terminal | Configurable connection point for resistor-divider network defining input range (e.g., ±10V, 0V–5V). |
| AGND1 | Analog Ground Reference | Primary analog ground return for R1IN/R2IN/R3IN; must be tied to clean analog ground plane. |
| R2IN | Analog Input Terminal | Second analog input node; used with R1IN/R3IN to set gain/offset for selected input range. |
| R3IN | Analog Input Terminal | Third analog input node; completes resistor network for full input range configuration. |
| CAP | Reference Buffer Output | Drives internal DAC; requires 2.2µF tantalum bypass to AGND2 for stability and low noise. |
| REF | 2.5V Reference Output | Factory-trimmed bandgap reference; bypass with 2.2µF tantalum to AGND2 for optimal DC accuracy. |
| AGND2 | Analog Ground Reference | Ground return for REF/CAP pins; isolated from AGND1 to prevent reference noise coupling. |
| SB/BTC | Data Format Select | High = straight binary (0V–10V); Low = two's complement (±10V); sets MSB polarity interpretation. |
| EXT/INT | Serial Clock Mode Select | High = external DATACLK input; Low = internal DATACLK output (16 pulses/conversion). |
| DGND | Digital Ground Reference | Return path for CS, R/C, BUSY, DATA, DATACLK, SYNC, TAG; must be separated from analog grounds. |
| VDIG | Digital Supply | 5V digital rail; connected directly to VANA to avoid supply mismatch and ensure logic compatibility. |
| VANA | Analog Supply | 5V analog rail; bypassed with 0.1µF ceramic + 10µF tantalum to AGND2 for low-impedance AC path. |
| PWRD | Power-Down Control | High = 50µW shutdown mode; preserves last conversion result in shift register until wake-up. |
| BUSY | Conversion Status Flag | Active-low open-drain output; falling edge marks conversion start; rising edge indicates data validity. |
| CS | Chip Select | Active-low enable for serial interface; internally OR'd with R/C to trigger conversion or data output. |
| R/C | Read/Convert Control | Falling edge (with CS low) initiates conversion; rising edge (with CS low) enables serial data output. |
| TAG | Daisy-Chain Tag Input | In external clock mode, value latched at conversion start is shifted out after 16-bit DATA in daisy-chain topology. |
| DATA | Serial Data Output | MSB-first 16-bit output; format determined by SB/BTC; valid on DATACLK edges per EXT/INT setting. |
| DATACLK | Serial Clock I/O | Input when EXT/INT = high; output (16-pulse burst) when EXT/INT = low; defines data timing window. |
| SYNC | Synchronization Pulse Output | Output pulse aligned to DATACLK edge upon R/C or CS edge; used for multi-device timing alignment. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 2.5V reference with ±5ppm/°C drift | Eliminates need for external reference IC while maintaining <±0.01% full-scale error over –40°C to +85°C. |
| Configurable input ranges via R1IN/R2IN/R3IN | Supports six standard ranges (±10V to 0V–4V) using only three external resistors - no re-spin required for range changes. |
| Separate AGND1/AGND2/DGND pins | Enables star-ground layout with isolated analog reference and digital return paths - critical for <±2LSB INL performance. |
| Power-down mode with 50µW consumption | Reduces system standby power in battery-operated DAQ modules without losing last conversion result. |
| Overvoltage protected inputs (±25V) | Withstands transient surges beyond rated ±10V range - eliminates need for external clamping diodes in industrial environments. |
Applications
| Industrial Process Monitoring | Multiplexed Sensor Data Acquisition |
|---|---|
Use Scenario: Continuous monitoring of 4–20mA current loops, thermocouple outputs, and strain gauge bridges in PLC-controlled factory lines. IC Role / Device Role / Timing Role: Primary ADC digitizing conditioned analog sensor outputs at 200ksps with ±10V input range and 16-bit resolution. Use Value: Enables sub-0.01% measurement accuracy across temperature, supporting predictive maintenance analytics with minimal calibration drift. | Use Scenario: High-channel-count data loggers sampling multiple voltage sources (e.g., battery cells, power rails, environmental sensors) via analog multiplexer. IC Role / Device Role / Timing Role: Serial-output ADC interfaced to microcontroller SPI port; uses BUSY and R/C signals for precise timing control during multiplexer switching. Use Value: Reduces PCB footprint vs parallel ADCs while maintaining 200ksps aggregate throughput across 8+ channels using daisy-chained DATA/TAG. |
| PC-Based High-Speed DAQ Systems | DSP-Controlled Closed-Loop Systems |
Use Scenario: USB or PCIe DAQ cards acquiring vibration, acoustic, or EMI test signals in lab and field environments. IC Role / Device Role / Timing Role: Front-end ADC providing 87dB SNR and 275kHz full-power bandwidth for anti-aliasing filter design. Use Value: Supports 16-bit FFT analysis of 100kHz signals without quantization noise masking low-level harmonics. | Use Scenario: Real-time motor control feedback loop capturing current/voltage waveforms for field-oriented control (FOC) algorithms. IC Role / Device Role / Timing Role: Synchronized ADC feeding DSP with precisely timed BUSY/SYNC pulses to align sampling with PWM carrier edges. Use Value: Achieves <2µs aperture jitter and <150ns overvoltage recovery - essential for accurate current reconstruction in inverter legs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit serial ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS7809UB | 16-bit, 100ksps, 5V supply; no internal reference; requires external 2.5V reference and clock. | Lacks integrated reference and internal clock - increases BOM count and layout complexity for standalone use. | Select when lower power (35mW) and proven TI qualification are prioritized over ease of integration. |
| AD977AARZ | 16-bit, 100ksps, 5V supply; internal reference (2.5V ±10ppm/°C); SPI-compatible serial interface. | Slower throughput (100ksps vs 200ksps); higher INL (±4LSB vs ±2LSB); different pinout and timing. | Choose for legacy ADI ecosystem compatibility where 100ksps meets system requirements and tighter board space permits larger decoupling. |
Compared with ADS7809UB and AD977AARZ, the LTC1609ISW#PBF provides 2× higher throughput, superior DC linearity, and full integration of reference and clock - reducing component count and improving system-level SNR in space-constrained industrial DAQ designs.
Availability
LTC1609ISW#PBF is available at Aetrix Electronics and suitable for industrial process control, multiplexed data acquisition systems, and high-speed PC-based DAQ requiring stable component supply, long-term lifecycle support, and guaranteed RoHS compliance.
Supply support for LTC1609ISW#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC1609ISW#PBF belongs to Linear Technology's precision data acquisition product line, designed specifically for high-resolution, medium-speed industrial sensing and control applications demanding low power, small footprint, and robust DC/AC performance.
FAQ
What input voltage ranges does the LTC1609ISW#PBF support?
The LTC1609ISW#PBF supports six factory-specified input ranges: bipolar ±10V, ±5V, ±3.3V and unipolar 0V–10V, 0V–5V, 0V–4V. These are configured using external resistor networks connected to R1IN, R2IN, and R3IN pins as defined in Tables 1a and 1b of the datasheet. Each range has a specified nominal input impedance (e.g., 22.9kΩ for ±10V), and all inputs are overvoltage protected to ±25V.
How does the LTC1609ISW#PBF handle reference voltage selection?
The LTC1609ISW#PBF includes an internal 2.5V ±5ppm/°C reference, accessible at the REF pin and buffered at CAP. It also accepts external references from 2.3V to 2.7V applied to REF, enabling higher accuracy when paired with precision external sources. The internal reference remains active unless overdriven; external reference operation requires disabling the internal source via proper biasing per datasheet Figure 7.
Can the LTC1609ISW#PBF operate in power-down mode without losing conversion data?
Yes. When PWRD is driven high, the LTC1609ISW#PBF enters power-down mode drawing only 50µW, but retains the most recent conversion result in its internal 16-bit shift register. Data remains accessible via serial interface as long as it has not been clocked out prior to shutdown - enabling low-power sleep/wake cycles in portable DAQ systems.
What is the purpose of the TAG pin on the LTC1609ISW#PBF?
The TAG pin on the LTC1609ISW#PBF serves as a daisy-chain identifier in external clock mode (EXT/INT = high). At the start of conversion, the logic level present on TAG is latched and shifted out on the DATA line after the 16-bit conversion result. This allows multiple LTC1609ISW#PBF devices to share a single DATACLK and DATA bus, with each device's output tagged for downstream demultiplexing.
Does the LTC1609ISW#PBF require separate analog and digital ground planes?
Yes. The LTC1609ISW#PBF has three distinct ground connections: AGND1 (for analog inputs), AGND2 (for REF/CAP), and DGND (for digital I/O). These must be tied together at a single point - typically the analog ground plane - to prevent digital noise from modulating the reference or analog input paths. Separating AGND1 and AGND2 minimizes buffer-induced noise coupling into the reference node.
LTC1609ISW#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 200k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 20-SO
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC1609ISW#PBF FAQ
1.How can I place an order for LTC1609ISW#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1609ISW#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1609ISW#PBF reliable?
The price and inventory of LTC1609ISW#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1609ISW#PBF is usually 5 days.
3.What payment methods are accepted for LTC1609ISW#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1609ISW#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1609ISW#PBF?
LTC1609ISW#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1609ISW#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1609ISW#PBF?
For technical support, including LTC1609ISW#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1609ISW#PBF requirements.
6.How does Aetrix verify that LTC1609ISW#PBF is sourced from the original manufacturer or authorized distributors?
All LTC1609ISW#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1609ISW#PBF meets industry standards.
7.What is the process for return or replacement of LTC1609ISW#PBF?
All LTC1609ISW#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1609ISW#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1609ISW#PBF part is unused and in its original packaging.
Return procedure for LTC1609ISW#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1609ISW#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

