My Inquiry
My Account
Analog Devices Inc. LTC1629CG-PG#PBF
- Part No.:
- LTC1629CG-PG#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 28-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
LTC1629CG-PG#PBF.pdf
- Description:
- IC REG CTRLR BUCK 28SSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,222
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1629CG-PG from Analog Devices (formerly Linear Technology) is a dual-phase, synchronous step-down switching regulator controller driving external N-channel MOSFETs in a phase-lockable fixed-frequency architecture. It delivers up to 40A output with ±1% voltage accuracy, 1.8MHz effective switching frequency via PolyPhase™ interleaving, and true remote differential sensing for high-current server and desktop power rails.
For engineers reviewing the LTC1629CG-PG datasheet, LTC1629CG-PG pinout, LTC1629CG-PG application, or LTC1629CG-PG equivalent, this controller is selected for high-efficiency, multi-phase DC/DC conversion in systems requiring >15A output, input ripple reduction, precise current sharing, and programmable soft-start with power-good monitoring.
Technical Context
The LTC1629CG-PG implements current-mode control with two independent PWM channels operating out of phase (180° or configurable via PHASMD), enabling RMS input/output capacitor current reduction. Its OPTI-LOOP™ compensation supports wide output capacitance and ESR ranges while maintaining stability across load transients.
It integrates a differential amplifier (VDIFFOUT, VOS±) for true remote sensing, a dedicated PGOOD open-drain output (replacing AMPMD on LTC1629), and internal 5V LDO (INTVCC) with EXTVCC switchover at 4.7V. Phase synchronization occurs via PLLIN, and frequency tuning (140–310kHz per channel) is achieved through PLLFLTR voltage control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current Capability | Supports ≥40A total via dual-phase interleaved operation with external MOSFETs |
| Switching Frequency Range | 140kHz to 310kHz per channel; 1.8MHz effective ripple frequency with 2-phase interleaving |
| Output Voltage Accuracy | ±1% over temperature and line/load, referenced to 0.800V internal bandgap |
| Input Voltage Range | 4V to 36V VIN - enables direct support of 5V, 12V, and 24V intermediate bus architectures |
| Duty Cycle Max | 99.5% - allows ultra-low dropout operation down to VOUT ≈ VIN − 0.1V |
| Power-Good Threshold | ±7.5% of set output voltage on EAIN, with 10µs response time - enables reliable system sequencing |
| Remote Sensing | Differential amplifier (VDIFFOUT, VOS±) provides true Kelvin sensing across high-current PCB traces or connectors |
Pinout & Package
28-lead plastic SSOP (G package), 0.635mm pitch, body size 10.2mm × 5.3mm. RoHS-compliant, lead-free (Pb-free) finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RUN/SS (Pin 1) | Soft-start timing & shutdown control | Capacitor sets ramp time; <0.8V forces full shutdown; 4.1–4.5V arms short-circuit latchoff |
| SENSE1+/SENSE2+ (Pins 2,14) | Current sense positive inputs | Connect to high-side of RSENSE; threshold = ITH × RSENSE / 0.075V |
| SENSE1−/SENSE2− (Pins 3,13) | Current sense negative inputs | Return path for RSENSE; common-mode range: SGND to 1.5×INTVCC |
| EAIN (Pin 4) | Error amplifier feedback input | Compares divider output to 0.800V reference; trip point for PGOOD |
| PGOOD (Pin 15) | Open-drain power-good indicator | Pulled low when EAIN deviates >±7.5% from 0.800V; requires external pull-up ≤7V |
| TG1/TG2 (Pins 16,27) | Top gate drivers | Floating N-channel drivers; swing = INTVCC above SW node; 90ns max transition |
| BG1/BG2 (Pins 19,23) | Bottom gate drivers | Ground-referenced N-channel drivers; 0–5V swing; 90ns max transition |
| CLKOUT (Pin 28) | Phase-synchronization clock output | Drives up to 11 additional controllers for 12-phase expansion; 60°–120° phase offset selectable |
Key Features
| Feature | Design Value |
|---|---|
| PolyPhase™ interleaving | Two out-of-phase channels reduce input/output RMS ripple by √2, cutting required capacitor RMS rating by 70% |
| OPTI-LOOP™ compensation | Enables stable loop response across 10µF–10,000µF output capacitance and 0.5mΩ–50mΩ ESR |
| True remote differential sensing | VOS±/VDIFFOUT circuit rejects up to 55dB common-mode noise, critical for >20A VRMs with long PCB runs |
| Programmable phase alignment | PHASMD pin selects 180° or 240° inter-channel offset and 60°/90°/120° CLKOUT phase relative to TG1 |
| Integrated protection suite | Includes overvoltage soft-latch (no nuisance trips), current foldback during short-circuit, and micropower shutdown (20–40µA) |
Applications
| Desktop Computers | Internet Servers |
|---|---|
Use Scenario: Core voltage regulation for multi-core CPUs requiring fast transient response and tight voltage tolerance. IC Role / Device Role / Timing Role: Dual-phase controller managing parallel buck stages with interleaved switching to minimize input ripple and improve thermal distribution. Use Value: Enables 1.6V/40A rail with <1% droop under 20A/µs load steps, reducing bulk capacitor count by 50% vs single-phase design. | Use Scenario: High-current 3.3V or 5V VRM for memory subsystems and PCIe switch fabric. IC Role / Device Role / Timing Role: Primary controller for distributed power delivery across large memory arrays with remote Kelvin sensing. Use Value: Compensates for 50mV IR drop across motherboard planes, maintaining ±1% regulation at DIMM slots located >15cm from VRM. |
| DC Power Distribution Systems | Large Memory Arrays |
Use Scenario: Intermediate bus converter stepping 12V/24V down to 5V/3.3V for modular rack-level power systems. IC Role / Device Role / Timing Role: Scalable PolyPhase™ node supporting daisy-chained expansion to 12 phases for 200A output. Use Value: Reduces input capacitor RMS current by 75%, allowing use of smaller, lower-cost 105°C tantalum instead of wet aluminum electrolytic. | Use Scenario: Point-of-load regulation for DDR4/DDR5 memory modules with strict voltage sequencing requirements. IC Role / Device Role / Timing Role: Dual-output capable controller (via separate feedback paths) delivering tightly tracked VDDQ/VPP rails. Use Value: PGOOD output enables safe memory initialization; RUN/SS pin coordinates startup timing with system management controller. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-phase synchronous buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2940AGQSE-LF-Z (Monolithic Power) | Integrated MOSFETs (40V/40A); no external FET drive; fixed 600kHz freq; no PLL sync or CLKOUT | Suitable for space-constrained designs where board area > efficiency optimization; lacks phase expansion | Select MP2940 if integrating power stage simplifies layout and 2-phase is sufficient without daisy-chain scalability. |
| ISL95836IRZ-T (Renesas) | Triple-phase capable; supports Intel VR12.6/VR13; includes SMBus interface; no PGOOD pin (uses ALERT#) | Targeted at CPU VRMs with dynamic VID; requires digital interface; higher BOM cost | Select ISL95836 for Intel-compatible platforms needing adaptive voltage positioning and telemetry reporting. |
Compared with MP2940AGQSE-LF-Z and ISL95836IRZ-T, the LTC1629CG-PG offers unique flexibility in phase expansion (up to 12), analog PLL synchronization, and true differential sensing-making it optimal for custom high-current industrial or telecom power systems where reliability and layout control outweigh integration convenience.
Availability
LTC1629CG-PG is available at Aetrix Electronics and suitable for desktop computers, internet servers, and DC power distribution systems requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for LTC1629CG-PG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its high-performance power management portfolio with rigorous automotive and industrial qualification standards.
The LTC1629CG-PG belongs to Linear's PolyPhase™ controller family, designed specifically for high-current, multi-phase DC/DC conversion in computing and infrastructure applications demanding precision regulation and thermal efficiency.
FAQ
What is the function of the PGOOD pin on the LTC1629CG-PG?
The PGOOD pin on the LTC1629CG-PG is an open-drain logic output that signals valid regulation: it pulls low when the EAIN voltage deviates more than ±7.5% from the 0.800V internal reference, indicating out-of-regulation condition. When within tolerance, PGOOD remains high-impedance and must be pulled up externally to ≤7V. This pin replaces the AMPMD function found on the non-PG variant and enables system power sequencing and fault detection in the LTC1629CG-PG.
How does the LTC1629CG-PG achieve 1.8MHz effective switching frequency?
The LTC1629CG-PG achieves a 1.8MHz effective switching frequency through dual-phase PolyPhase™ interleaving: each of its two channels operates at nominally 900kHz (typical 220kHz base, scalable to 310kHz), but with 180° phase offset. This interleaving reduces input and output capacitor ripple current by √2 and increases the fundamental ripple frequency to twice the per-channel frequency - resulting in 1.8MHz effective ripple cancellation in a 40A 1.6V application, as confirmed in Figure 12 of the datasheet.
Can the LTC1629CG-PG operate with only one phase active?
Yes, the LTC1629CG-PG can operate in single-phase mode by disabling one channel: tie the unused SENSE− pin to SGND and leave its corresponding TG/BG/SW/BOOST pins unconnected. The remaining channel functions independently with full current-mode control, soft-start, and PGOOD monitoring. However, phase-interleaving benefits (ripple reduction, thermal spreading) are forfeited, and maximum output current is halved unless external component derating is applied.
What is the purpose of the PHASMD pin on the LTC1629CG-PG?
The PHASMD pin on the LTC1629CG-PG configures inter-channel phase relationships: grounding it sets Controller 2 at 180° relative to Controller 1 and CLKOUT at 60°; leaving it open yields 180° and 90°; tying it to INTVCC gives 240° and 120°. This enables precise timing alignment for optimal ripple cancellation and supports daisy-chained expansion to 12 phases using CLKOUT, making the LTC1629CG-PG adaptable to diverse multi-phase system topologies without external logic.
Does the LTC1629CG-PG support external frequency synchronization?
Yes, the LTC1629CG-PG supports external frequency synchronization via the PLLIN pin, which accepts a TTL/CMOS clock input. The internal phase-locked loop locks the rising edge of TG1 to the rising edge of the PLLIN signal. Simultaneously, the PLLFLTR pin serves as a DC voltage input (0–2.4V) to set nominal frequency from 140kHz to 310kHz. This dual-mode capability allows either precise external clock alignment or analog frequency trimming - both verified in the Electrical Characteristics table and Functional Diagram.
LTC1629CG-PG#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PolyPhase®
- Package/Case:
- 28-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 2
- Output Phases:
- 2
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 36V
- Frequency - Switching:
- 220kHz
- Duty Cycle (Max):
- 99.5%
- Synchronous Rectifier:
- Yes
- Clock Sync:
- No
- Serial Interfaces:
- -
- Control Features:
- Enable, Phase Control, Power Good, Soft Start
- Operating Temperature:
- 0°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SSOP
LTC1629CG-PG#PBF FAQ
1.How can I place an order for LTC1629CG-PG#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1629CG-PG#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1629CG-PG#PBF reliable?
The price and inventory of LTC1629CG-PG#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1629CG-PG#PBF is usually 5 days.
3.What payment methods are accepted for LTC1629CG-PG#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1629CG-PG#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1629CG-PG#PBF?
LTC1629CG-PG#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1629CG-PG#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1629CG-PG#PBF?
For technical support, including LTC1629CG-PG#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1629CG-PG#PBF requirements.
6.How does Aetrix verify that LTC1629CG-PG#PBF is sourced from the original manufacturer or authorized distributors?
All LTC1629CG-PG#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1629CG-PG#PBF meets industry standards.
7.What is the process for return or replacement of LTC1629CG-PG#PBF?
All LTC1629CG-PG#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1629CG-PG#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1629CG-PG#PBF part is unused and in its original packaging.
Return procedure for LTC1629CG-PG#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1629CG-PG#PBF Tags
-
UCC28C45DR
Texas Instruments
-
UCC28C40DR
Texas Instruments
-
UCC28C43DR
Texas Instruments
-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments
-
MIC2102YML-TR
Microchip Technology
-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments
-
LM5155DSSR
Texas Instruments
-
LM25085MYX/NOPB
Texas Instruments
-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
