Analog Devices Inc. LTC1682CMS8-3.3#PBF
- Part No.:
- LTC1682CMS8-3.3#PBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
LTC1682CMS8-3.3#PBF.pdf
- Description:
- IC REG CHRG PUMP 3.3V 50MA 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:189
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1682CMS8-3.3#PBF from Analog Devices (formerly Linear Technology) is a fixed-output 3.3V doubler charge pump with integrated low-noise LDO regulator, designed for powering noise-sensitive RF circuitry such as VCOs in wireless transceivers. It operates from 2.0V to 4.4V input, delivers up to 50mA output current, achieves 58µVRMS output noise (10Hz–100kHz), and uses only ceramic capacitors-no inductors required.
For engineers reviewing the LTC1682CMS8-3.3#PBF datasheet, LTC1682CMS8-3.3#PBF pinout, LTC1682CMS8-3.3#PBF application, or LTC1682CMS8-3.3#PBF equivalent, key selection considerations include its 3.3V fixed LDO output, MSOP-8 package, 1µA shutdown current, 550kHz switching frequency, and thermal/short-circuit protection-critical for portable RF power supply design.
Technical Context
The LTC1682CMS8-3.3#PBF integrates a switched-capacitor voltage doubler and a low-dropout linear regulator in a single die. The charge pump generates ~2×VIN at CPO, which feeds the LDO stage; the LDO filters ripple and regulates precisely to 3.3V using an internal resistor divider. Its Burst Mode operation reduces quiescent current to 150µA under light load while maintaining low noise via controlled edge rates and precise 550kHz oscillator timing.
Pin 3 functions as FILT (not FB), accepting a 1nF capacitor to filter the internal 1.235V reference-directly enabling the specified 58µVRMS noise performance. The LDO remains stable with ≥2µF ceramic output capacitance and features internal current limiting, thermal shutdown at 150°C, and a 100Ω VOUT-to-GND discharge switch during shutdown.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 3.3V ±3% (3.23V–3.37V) over full temperature range-ensures stable bias for RF VCOs without external feedback components. |
| Output Noise | 58µVRMS (10Hz–100kHz, 1nF FILT cap)-meets stringent phase noise requirements for 900MHz+ VCO power supplies. |
| Input Voltage Range | 2.0V to 4.4V-supports direct operation from single Li-ion (3.0–4.2V), NiMH, or regulated 3.3V rails. |
| Max Output Current | 50mA continuous-sufficient for high-frequency VCOs, PLLs, and low-power RF front-ends. |
| Shutdown Current | 1µA typical-enables ultra-low-power sleep modes in battery-operated wireless devices. |
| Switching Frequency | 550kHz ±70kHz-high enough to avoid audible noise and simplify EMI filtering; low enough for efficient ceramic capacitor use. |
| Package | 8-pin MSOP (3mm × 3mm)-compact footprint ideal for space-constrained handheld and IoT PCB layouts. |
Pinout & Package
Package: 8-Lead Plastic MSOP (3mm × 3mm, 0.65mm pitch), RoHS-compliant, moisture sensitivity level 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VOUT (Pin 1) | Regulated 3.3V output | Low-noise LDO output; requires ≥2µF low-ESR ceramic capacitor directly at pin for stability and noise suppression. |
| SHDN (Pin 2) | Active-high enable input | Logic high (>1.0V) enables device; logic low (<0.4V) disables regulator and discharges VOUT to GND via 100Ω switch. |
| FILT (Pin 3) | Reference filter node | Connects to 1nF capacitor to ground-critical for achieving 58µVRMS output noise; high-impedance node requiring clean layout. |
| GND (Pin 4) | System ground reference | Main return path for charge pump, LDO, and internal circuits; must connect to solid ground plane for thermal and noise performance. |
| C– (Pin 5) | Flying capacitor negative terminal | Connects to 0.22µF ceramic flying capacitor; forms charge transfer path with C+ for voltage doubling. |
| VIN (Pin 6) | Main input supply | Accepts 2.0V–4.4V; requires ≥2µF low-ESR ceramic bypass capacitor close to pin to suppress switching transients. |
| C+ (Pin 7) | Flying capacitor positive terminal | Completes flying capacitor connection; paired with C– to implement doubler topology without inductors. |
| CPO (Pin 8) | Unregulated charge pump output | Provides ~2×VIN (~4.0V–8.8V) to LDO input; must be bypassed with ≥2µF low-ESR capacitor to minimize ripple feeding LDO. |
Key Features
| Feature | Design Value |
|---|---|
| No-inductor architecture | Eliminates magnetic components and associated EMI, enabling compact, low-profile RF power solutions. |
| Integrated LDO with 58µVRMS noise | Delivers ultra-low-noise 3.3V rail directly usable for VCO bias-no external post-regulation needed. |
| Burst Mode efficiency | Reduces operating current to 150µA at light loads while maintaining <600µVP-P broadband noise. |
| Thermal and short-circuit protection | Shuts down at 150°C junction temperature and limits output current-ensures robustness in unattended portable systems. |
| 100Ω VOUT discharge on shutdown | Ensures rapid, controlled de-biasing of downstream RF circuitry-prevents unintended oscillation during power-down. |
Applications
| Cellular Transceiver VCO Supply | Wireless PCMCIA Card Power |
|---|---|
Use Scenario: Providing clean 3.3V bias to voltage-controlled oscillators in GSM/EDGE handset transceivers operating from a 3.6V Li-ion battery. IC Role / Device Role / Timing Role: Low-noise regulated power source for VCO core-directly impacts close-in phase noise and spectral purity. Use Value: 58µVRMS noise ensures <−130dBc/Hz phase noise at 10kHz offset from 900MHz carrier, meeting 3GPP RF specifications. |
Use Scenario: Generating stable 3.3V supply for RF front-end ICs in laptop PCMCIA wireless LAN cards powered by 3.3V system rail. IC Role / Device Role / Timing Role: Isolated, low-noise auxiliary supply decoupled from noisy digital 3.3V domain. Use Value: MSOP-8 footprint and no-inductor design allow integration into tight card-edge layouts without compromising RF performance. |
| Portable Medical Telemetry Transmitter | 2-Way Paging Receiver Bias |
Use Scenario: Powering narrowband FM transmitter ICs in wearable ECG telemetry units operating from coin-cell or rechargeable battery. IC Role / Device Role / Timing Role: Primary regulated supply for analog RF signal chain-must maintain SNR across battery discharge (2.8V–3.6V). Use Value: 2.0V–4.4V input range supports full battery voltage swing; 1µA shutdown current extends standby life to >1 year. |
Use Scenario: Delivering low-noise 3.3V to superheterodyne receiver IF amplifiers and crystal oscillator in legacy two-way pagers. IC Role / Device Role / Timing Role: Dedicated LDO output for oscillator and mixer stages-minimizes reciprocal mixing and spurious emissions. Use Value: Internal 1.235V reference and trimmed oscillator ensure <±50ppm output voltage drift over −40°C to +85°C ambient. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-noise charge-pump LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC1682IMS8-3.3#PBF | Same electrical specs but rated for −40°C to +85°C industrial temperature range (vs. 0°C to +70°C for LTC1682CMS8-3.3#PBF). | Suitable for automotive cabin modules or outdoor industrial sensors where extended temperature operation is mandatory. | Select when ambient operating temperature exceeds 70°C or requires guaranteed performance at −40°C. |
| LT1761ES5-3.3#TRPBF | 100mA LDO only (no charge pump); 20µVRMS noise; requires ≥3.3V input-cannot boost from 2.0V–3.2V sources. | Applicable only where input voltage ≥3.3V and higher output current (100mA) is needed; lacks voltage boosting capability. | Choose only if input rail is already ≥3.3V and lower noise (20µVRMS) outweighs need for input voltage flexibility. |
Compared with LTC1682IMS8-3.3#PBF, the LTC1682CMS8-3.3#PBF trades extended temperature rating for lower cost and commercial-grade qualification-ideal for consumer handhelds. Versus LT1761ES5-3.3#TRPBF, it adds essential voltage boosting but with higher noise, making it uniquely suited for battery-powered RF systems needing 3.3V from sub-3.3V sources.
Availability
LTC1682CMS8-3.3#PBF is available at Aetrix Electronics and suitable for cellular transceivers, wireless PCMCIA cards, portable medical telemetry, and 2-way paging receivers requiring stable component supply with guaranteed long-term manufacturability.
Supply support for LTC1682CMS8-3.3#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains full product support, documentation, and manufacturing continuity for all Linear parts including the LTC1682 family.
The LTC1682 series was designed specifically for low-noise RF power management-targeting VCO, PLL, and mixer biasing in battery-powered wireless infrastructure and client devices where inductor-free, compact, and ultra-low-noise regulation is critical.
FAQ
What is the minimum input voltage required for reliable operation of the LTC1682CMS8-3.3#PBF?
The LTC1682CMS8-3.3#PBF requires a minimum input voltage of 2.0V for guaranteed 3.3V output regulation across temperature and load. Below 2.0V, the internal charge pump cannot generate sufficient CPO voltage to sustain LDO operation, causing dropout and increased output noise. Operation down to 1.8V is possible in some conditions but not characterized or guaranteed per datasheet specifications.
Can the LTC1682CMS8-3.3#PBF be used with input voltages above 4.4V?
No-the absolute maximum VIN rating for the LTC1682CMS8-3.3#PBF is 5.0V, but the specified operational input range is strictly 2.0V to 4.4V. Exceeding 4.4V risks violating the CPO voltage limit (max 10V) and may cause premature LDO dropout or reduced reliability. For inputs >4.4V, use an external pre-regulator or select a part like the LTC1682-5 with wider input tolerance.
Why does the LTC1682CMS8-3.3#PBF require a 1nF capacitor on the FILT pin?
The 1nF capacitor on the FILT pin (Pin 3) filters the internal 1.235V bandgap reference voltage, directly reducing high-frequency noise coupling into the LDO error amplifier. Without this capacitor, output noise increases significantly-datasheet measurements show 58µVRMS is only achieved with the 1nF FILT cap. This is a mandatory design requirement, not optional.
How does the LTC1682CMS8-3.3#PBF behave during startup and shutdown?
At startup, the LTC1682CMS8-3.3#PBF enables the LDO only after CPO reaches ~1.75×VIN; VOUT ramps with ~2ms typical enable time. During shutdown (SHDN <0.4V), the LDO disables, CPO disconnects from VIN, and VOUT is actively discharged to GND through a 100Ω internal switch-ensuring fast, controlled de-biasing of connected RF circuitry.
Is the LTC1682CMS8-3.3#PBF pin-compatible with other variants in the LTC1682 family?
Yes-the LTC1682CMS8-3.3#PBF shares identical pinout and package (MSOP-8) with all other MS8 variants including LTC1682CMS8, LTC1682CMS8-5, LTC1682IMS8-3.3#PBF, and LTC1682IMS8-5. Pin functions are consistent across the family; only the internal feedback network (fixed 3.3V vs. adjustable or 5V) differs-allowing drop-in replacement where output voltage matches system requirements.
LTC1682CMS8-3.3#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Step-Up/Step-Down
- Output Configuration:
- Positive
- Topology:
- Charge Pump
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 1.8V
- Voltage - Input (Max):
- 4.4V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Current - Output:
- 50mA
- Frequency - Switching:
- 550kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
LTC1682CMS8-3.3#PBF FAQ
1.How can I place an order for LTC1682CMS8-3.3#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1682CMS8-3.3#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1682CMS8-3.3#PBF reliable?
The price and inventory of LTC1682CMS8-3.3#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1682CMS8-3.3#PBF is usually 5 days.
3.What payment methods are accepted for LTC1682CMS8-3.3#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1682CMS8-3.3#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1682CMS8-3.3#PBF?
LTC1682CMS8-3.3#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1682CMS8-3.3#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1682CMS8-3.3#PBF?
For technical support, including LTC1682CMS8-3.3#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1682CMS8-3.3#PBF requirements.
6.How does Aetrix verify that LTC1682CMS8-3.3#PBF is sourced from the original manufacturer or authorized distributors?
All LTC1682CMS8-3.3#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1682CMS8-3.3#PBF meets industry standards.
7.What is the process for return or replacement of LTC1682CMS8-3.3#PBF?
All LTC1682CMS8-3.3#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1682CMS8-3.3#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1682CMS8-3.3#PBF part is unused and in its original packaging.
Return procedure for LTC1682CMS8-3.3#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1682CMS8-3.3#PBF Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

