My Inquiry
My Account
Analog Devices Inc. LTC1702AIGN#TRPBF
- Part No.:
- LTC1702AIGN#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 24-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
LTC1702AIGN#TRPBF.pdf
- Description:
- IC REG CTRLR BUCK 24SSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,297
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1702AIGN#TRPBF from Analog Devices (formerly Linear Technology) is a dual-channel, synchronous buck switching regulator controller optimized for high-efficiency, low-input-voltage DC/DC conversion in microprocessor and ASIC core/I/O supply applications. It integrates two independent voltage-mode PWM controllers operating at 550kHz, each driving external N-channel MOSFET pairs without current-sense resistors, delivering 1A–25A per channel with ±1% total output regulation and <100µA shutdown current.
For engineers reviewing the LTC1702AIGN#TRPBF datasheet, LTC1702AIGN#TRPBF pinout, LTC1702AIGN#TRPBF application, or LTC1702AIGN#TRPBF equivalent, key selection considerations include its 2-phase interleaved operation for reduced input ripple, Burst Mode® for light-load efficiency, integrated 0.8V reference with 0.5% initial trim, latched FAULT protection, and compatibility with standard 24-pin narrow SSOP layouts in space-constrained logic supply designs.
Technical Context
The LTC1702AIGN#TRPBF implements a constant-frequency, voltage-mode PWM architecture with independent error amplifiers (25MHz GBW), 550kHz oscillator, and 180° phase-shifted dual channels to minimize input capacitor RMS current. Each channel features dedicated BOOST/TG/BG/SW pins, IMAX-based current limiting without sense resistors, and open-drain PGOOD/FAULT outputs with programmable thresholds (±5% for PGOOD, +15% for FAULT).
Its architecture eliminates external current-sense resistors via VDS-based current limit detection, supports true floating top-gate drive using external charge-pump diodes and BOOST capacitors, and transitions automatically between continuous conduction mode (CCM), discontinuous conduction mode (DCM), and Burst Mode® based on load conditions - all while maintaining tight regulation across 0°C to 85°C industrial temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switching Frequency | 550kHz typical; enables compact 1µH inductors and low-ESR ceramic output capacitors, reducing PCB footprint by ~40% vs. 300kHz designs. |
| Output Regulation Accuracy | ±1% total over line/load/temperature; achieved via 0.8V internal reference trimmed to ±0.5%, enabling stable 1.6V–3.3V logic rails without external trimming. |
| Per-Channel Output Current | 1A to 25A; scalable via external FDS6670A MOSFETs and 180µF×4 output capacitance, supporting high-current CPU core and I/O rail generation. |
| Shutdown Supply Current | <100µA; allows full system power gating during sleep modes, critical for battery-powered portable computing platforms. |
| Operating Temperature Range | –40°C to +85°C (I-grade); validated for industrial embedded systems and automotive infotainment power stages. |
| Current Limit Method | VDS sensing at SW pin with IMAX resistor programming; removes 2–5W loss from shunt resistors in 15A+ paths, improving thermal margin. |
| Phase Relationship | 180° out-of-phase dual channels; cuts input capacitor RMS current by >45% (e.g., 9.3A → 4.8A), permitting smaller, lower-cost 330µF×3 CIN stacks. |
Pinout & Package
Package: 24-pin narrow plastic SSOP (GN), 0.150" body width, RoHS-compliant lead-free finish (#PBF). Pin pitch: 0.025", footprint compatible with standard SSOP-24 reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PVCC | Driver Power Supply Input | Supplies BG1/BG2 drivers; must be tied to VIN (≥3V) with ≥1µF PGND bypass to ensure full N-MOSFET turn-on. |
| BOOST1 / BOOST2 | Floating Top-Gate Supply | Provides gate drive voltage for TG1/TG2 above SW1/SW2; requires 1µF capacitor to respective SW pin and Schottky charge pump from VIN. |
| TG1 / TG2 | Top N-MOSFET Gate Driver | Drives QT1/QT2 gates directly (≤10,000pF); floating output referenced to SW1/SW2; no series resistor allowed. |
| BG1 / BG2 | Bottom N-MOSFET Gate Driver | Drives QB1/QB2 gates directly; pulls low during normal operation, goes high in FAULT latch to clamp output. |
| SW1 / SW2 | Switching Node | Connects to QT drain/QB source junction; serves as TG return path and IMAX current-limit comparator input. |
| IMAX1 / IMAX2 | Current Limit Threshold Set | Internal 10µA pull-up; sets overcurrent trip point via resistor to PGND (e.g., 1.6kΩ = 15A limit with FDS6670A). |
| PGOOD1 / PGOOD2 | Power-Good Status Flag | Open-drain output pulled low when FBx drops >5% below 0.8V; used for sequencing and system enable logic. |
| FAULT | Latched Overvoltage Fault | Open-drain output pulled high if either VOUT exceeds +15%; latches until VCC cycle; disable latch by tying to PGND. |
| RUN/SS1 / RUN/SS2 | Channel Enable & Soft-Start | Pull low to disable channel; internal 3.5µA current source charges external capacitor for controlled ramp (e.g., 0.1µF = 50ms). |
| FB1 / FB2 | Feedback Input | Resistor-divider input to 0.8V reference; supports 1.6V–5V outputs with standard E96 values (e.g., 11.8kΩ/1.6kΩ for 2.5V). |
| COMP1 / COMP2 | Error Amplifier Compensation | Connects RC network (e.g., 4.99kΩ + 27pF + 820pF) to stabilize loop with 25MHz GBW op amp for fast transient response. |
| FCB | Force Continuous Operation | Pull to SGND to disable Burst Mode®; maintains CCM down to zero load, essential for noise-sensitive analog subsystems. |
| VCC | Analog Core Supply | 3V–7V input for internal circuits; bypass with ≥1µF capacitor to SGND near pin; separate from PVCC/PGND domains. |
| SGND | Signal Ground Reference | Return for FB/COMP/RUN/SS; must connect to PGND at single point near CIN negative terminal to avoid ground loops. |
| PGND | Power Ground Return | High-current return for BG drivers and MOSFET sources; tie to VIN/VOUT capacitor grounds and MOSFET source pads. |
Key Features
| Feature | Design Value |
|---|---|
| 2-Phase Interleaved Operation | 180° phase shift between channels reduces input ripple current by >45%, allowing smaller, cheaper input capacitors and lower EMI filtering cost. |
| Burst Mode® Efficiency Optimization | Automatic transition to low-quiescent-current pulse-skipping below ~10% load, sustaining >85% efficiency at 100mA while minimizing standby power. |
| No External Current-Sense Resistors | VDS-based current limit eliminates 2–5W heat generation and PCB area for shunts in high-current paths, simplifying thermal design. |
| Integrated 0.8V Reference with 0.5% Trim | Enables accurate 1.6V–3.3V outputs without calibration; combined with 1% total regulation, meets strict microprocessor core voltage tolerances. |
| Latched Overvoltage Protection | FAULT pin asserts and disables both channels if either output exceeds +15%, preventing damage to downstream 1.2V/1.8V logic devices. |
| Independent Channel Control | RUN/SS1 and RUN/SS2 allow staggered startup, dynamic power scaling, and fault isolation-critical for multi-rail SoC power sequencing. |
Applications
| Microprocessor Core Supply | Dual-Voltage Logic Rail Generator |
|---|---|
Use Scenario: Providing tightly regulated 1.6V/1.8V core and 2.5V/3.3V I/O supplies to Intel/AMD CPUs or ARM-based SoCs in laptops and embedded controllers. IC Role / Device Role / Timing Role: Dual-channel synchronous buck controller managing independent feedback loops, phase-aligned switching, and coordinated soft-start for safe processor boot. Use Value: Achieves ±1% output accuracy and sub-100µs transient recovery under 50A/µs load steps, preventing CPU reset or data corruption during burst workloads. | Use Scenario: Generating matched 2.5V and 3.3V rails for FPGA I/O banks, DDR memory interfaces, and peripheral controllers in telecom baseband cards. IC Role / Device Role / Timing Role: Two independent voltage-mode controllers with separate RUN/SS and PGOOD signals enabling precise power sequencing and rail-ordering compliance. Use Value: Eliminates need for discrete regulators or PMICs; 2-phase operation reduces shared input ripple, improving signal integrity on sensitive high-speed buses. |
| Distributed Power Architecture | High-Density ASIC Power Delivery |
Use Scenario: Local DC/DC conversion at point-of-load in server motherboards where 5V intermediate bus feeds multiple LTC1702AIGN#TRPBF units near CPUs, GPUs, and NICs. IC Role / Device Role / Timing Role: Secondary regulator in 2-step architecture; converts 5V bus to sub-3V rails with minimal trace resistance loss and optimal thermal partitioning. Use Value: Moves heat generation away from CPU die (to upstream 5V supply), lowering local junction temperature by up to 8°C versus single-stage 12V→1.8V conversion. | Use Scenario: Powering 7nm/5nm ASICs with dynamic current demands exceeding 20A per rail in AI accelerator modules and network switches. IC Role / Device Role / Timing Role: High-current buck controller supporting external 3mΩ RDS(on) MOSFETs and low-ESR polymer capacitors for <10mV droop under 15A step loads. Use Value: Delivers >92% peak efficiency at 15A/1.2V with 1µH inductors, reducing board area by 35% compared to 300kHz alternatives while meeting JEDEC JESD22-A108 reliability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output synchronous buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2918GL-Z | Single-chip dual-phase controller with integrated MOSFET drivers but no Burst Mode®; fixed 600kHz frequency; requires external current-sense resistors. | Lacks latched FAULT and programmable soft-start; less suitable for safety-critical microprocessor supplies requiring OV lockout. | Select MP2918GL-Z only when board space is paramount and Burst Mode® is unnecessary; verify current-sense resistor thermal derating at 20A. |
| ISL95836IRZ | Intel VR12.5-compliant dual-phase controller with DVID support; higher quiescent current (250µA); includes SVID interface and telemetry. | Designed specifically for CPU voltage identification protocols; incompatible with generic 0.8V reference feedback networks. | Choose ISL95836IRZ only for Intel platform designs requiring SVID handshake; not drop-in for standalone logic rail generation. |
Compared with MP2918GL-Z and ISL95836IRZ, the LTC1702AIGN#TRPBF offers superior light-load efficiency via Burst Mode®, eliminates current-sense losses, and provides flexible 0.8V reference-based feedback-making it optimal for non-Intel, cost-sensitive, thermally constrained logic supply designs where reliability and simplicity are prioritized over digital interface features.
Availability
LTC1702AIGN#TRPBF is available at Aetrix Electronics and suitable for microprocessor core supplies, dual-voltage logic rail generation, and distributed power architectures requiring stable component supply, long-term lifecycle support, and guaranteed RoHS-compliant manufacturing.
Supply support for LTC1702AIGN#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, formed through the acquisition of Linear Technology in 2017.
The LTC1702AIGN#TRPBF belongs to ADI's legacy Linear Technology Power Management product line, engineered specifically for high-efficiency, low-voltage, high-current DC/DC conversion in computing and communications infrastructure where precision regulation, thermal efficiency, and layout simplicity are critical.
FAQ
What is the maximum input voltage rating for the LTC1702AIGN#TRPBF?
The LTC1702AIGN#TRPBF has an absolute maximum VCC and PVCC rating of 7V, and BOOST pin voltage (BOOST – SW) is rated to 7V. Exceeding these limits risks permanent damage. For reliable operation with 5V input systems, PVCC should be tied directly to VIN, and BOOST pins require external 1µF capacitors to their respective SW nodes with Schottky charge pumps - as specified in the LTC1702AIGN#TRPBF datasheet Figure 2.
Does the LTC1702AIGN#TRPBF support automatic current limit adjustment based on temperature?
No, the LTC1702AIGN#TRPBF does not feature temperature-compensated current limiting. Its IMAX-based current limit threshold is set by a fixed external resistor and remains constant across the –40°C to +85°C operating range. The device does include thermal shutdown protection that disables both channels if junction temperature exceeds 125°C, but this is distinct from adaptive current limit scaling.
Can the LTC1702AIGN#TRPBF operate with only one channel enabled?
Yes, the LTC1702AIGN#TRPBF supports independent channel control: pulling RUN/SS1 low disables only channel 1 while channel 2 remains active, and vice versa. When both RUN/SS pins are pulled low, the entire LTC1702AIGN#TRPBF enters shutdown with supply current dropping below 100µA. This capability enables dynamic power scaling and fault containment in multi-rail systems.
What is the purpose of the FCB pin on the LTC1702AIGN#TRPBF, and how should it be configured?
The FCB (Force Continuous Bar) pin on the LTC1702AIGN#TRPBF disables Burst Mode® operation when pulled below 0.8V (typically tied to SGND), forcing both channels into continuous conduction mode regardless of load. This is used in noise-sensitive applications like ADC reference supplies. Leaving FCB unconnected or tying it to VCC enables automatic Burst Mode® for optimal light-load efficiency - a key differentiator of the LTC1702AIGN#TRPBF.
How does the LTC1702AIGN#TRPBF achieve ±1% total output regulation without external trimming?
The LTC1702AIGN#TRPBF achieves ±1% total output regulation through a combination of factory-trimmed 0.8V internal reference (±0.5%), low-drift error amplifier (±0.05%/V line regulation), and robust voltage-mode feedback architecture. Its FB input accepts standard resistor dividers (e.g., 11.8kΩ/1.6kΩ for 2.5V), and the 25MHz GBW compensation amplifier ensures stability across component tolerances - eliminating need for post-assembly calibration or external DAC trimming in the LTC1702AIGN#TRPBF design.
LTC1702AIGN#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 2
- Output Phases:
- 2
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 7V
- Frequency - Switching:
- 550kHz
- Duty Cycle (Max):
- 90%
- Synchronous Rectifier:
- Yes
- Clock Sync:
- No
- Serial Interfaces:
- -
- Control Features:
- Current Limit, Enable, Power Good, Soft Start
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SSOP
LTC1702AIGN#TRPBF FAQ
1.How can I place an order for LTC1702AIGN#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1702AIGN#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1702AIGN#TRPBF reliable?
The price and inventory of LTC1702AIGN#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1702AIGN#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC1702AIGN#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1702AIGN#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1702AIGN#TRPBF?
LTC1702AIGN#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1702AIGN#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1702AIGN#TRPBF?
For technical support, including LTC1702AIGN#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1702AIGN#TRPBF requirements.
6.How does Aetrix verify that LTC1702AIGN#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC1702AIGN#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1702AIGN#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC1702AIGN#TRPBF?
All LTC1702AIGN#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1702AIGN#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1702AIGN#TRPBF part is unused and in its original packaging.
Return procedure for LTC1702AIGN#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1702AIGN#TRPBF Tags
-
UCC28C45DR
Texas Instruments
-
UCC28C40DR
Texas Instruments
-
UCC28C43DR
Texas Instruments
-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments
-
MIC2102YML-TR
Microchip Technology
-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments
-
LM5155DSSR
Texas Instruments
-
LM25085MYX/NOPB
Texas Instruments
-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
