Analog Devices Inc. LTC1735IGN-1#PBF
- Part No.:
- LTC1735IGN-1#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
LTC1735IGN-1#PBF.pdf
- Description:
- IC REG CTRLR BUCK 16SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:100
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1735IGN-1#PBF from Analog Devices (formerly Linear Technology) is a synchronous step-down switching regulator controller optimized for CPU core power delivery in mobile computing systems. It delivers 0.8V–7V output from 3.5V–30V input, supports up to 500kHz synchronization, achieves ±1% output voltage accuracy, and features OPTI-LOOP™ compensation for stable transient response across wide output capacitance/ESR ranges - deployed in SpeedStep-enabled Pentium III notebook DC/DC converters.
For engineers reviewing the LTC1735IGN-1#PBF datasheet, LTC1735IGN-1#PBF pinout, LTC1735IGN-1#PBF application, or LTC1735IGN-1#PBF equivalent, key selection criteria include programmable current limit via RSENSE, 99% dropout duty cycle, PGOOD window comparator (±7.5%), Burst Mode™ efficiency at light load, and dual N-channel MOSFET gate drive capability with BOOST/TG/BG pins.
Technical Context
The LTC1735IGN-1#PBF implements a constant-frequency, current-mode control architecture with peak-current sensing via SENSE+ and SENSE− inputs. Its error amplifier (EA) drives ITH to regulate peak inductor current, while OPTI-LOOP™ compensation adapts loop gain dynamically based on output capacitor ESR and capacitance.
It integrates UVLO (3.5V), internal foldback current limiting (triggered below 70% VOUT), overvoltage crowbar protection (VOVL = 0.84–0.88V), latched short-circuit shutdown with RUN/SS-based timeout, and logic-controlled micropower shutdown (IQ < 25µA). The oscillator frequency is set by COSC (47pF typical) and synchronizable up to 500kHz via PGOOD pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage Range | 0.8V to 7V - programmable via external resistor divider on VOSENSE pin; enables dynamic voltage scaling for CPU cores. |
| Input Voltage Range | 3.5V to 30V (36V absolute max) - supports wide-input industrial and mobile battery-fed rails. |
| Output Voltage Accuracy | ±1% over temperature - ensures precise core voltage compliance per Intel Mobile CPU specifications. |
| Power Good Threshold | ±7.5% window around setpoint - meets Intel PGOOD timing and tolerance requirements for CPU power sequencing. |
| Max Duty Cycle | 99.4% - enables ultra-low dropout operation during high VIN-to-VOUT ratios (e.g., 5V→4.95V). |
| Quiescent Current | 450µA normal mode; <25µA shutdown - minimizes standby power loss in battery-powered systems. |
| Oscillator Frequency | 265–335kHz (COSC = 47pF); synchronizable up to 500kHz - balances efficiency vs. size for CPU VRMs. |
Pinout & Package
Package: 16-lead narrow SSOP (GN), 5.0mm × 6.2mm body, 0.635mm pitch, exposed pad not electrically connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| COSC | Oscillator timing capacitor connection | Sets operating frequency; 47pF yields ~300kHz; enables sync via PGOOD pin. |
| RUN/SS | Soft-start ramp & enable control | Capacitor sets soft-start time (~1.25s/µF); <1.5V disables regulator; discharge initiates latchoff on overcurrent. |
| ITH | Error amplifier output / current limit control | Voltage (0–2.4V) sets peak inductor current threshold; modulated for load transient response. |
| PGOOD | Open-drain power-good indicator & sync input | Pulled low if VOSENSE outside ±7.5%; external clock >1.3VPP forces sync and disables Burst Mode. |
| SENSE− / SENSE+ | Differential current sense inputs | Measure voltage across RSENSE to detect peak inductor current; built-in offset enables accurate current limiting. |
| VOSENSE | Feedback voltage input | Receives divided output voltage; referenced to 0.8V internal bandgap; enables remote sensing. |
| TG / BG | Top/bottom N-MOSFET gate drivers | High-current (3A peak) drivers; TG is floating (BOOST-referenced); BG swings 0–INTVCC. |
| BOOST | Floating supply for top-side driver | Charged via external bootstrap diode/capacitor; enables high-side N-MOSFET drive above VIN. |
| VIN / SW / PGND | Main input, switch node, power ground | VIN powers INTVCC LDO; SW connects to inductor/diode; PGND carries high di/dt return current. |
Key Features
| Feature | Design Value |
|---|---|
| OPTI-LOOP™ Compensation | Automatically adjusts loop compensation to maintain stability across 10× variation in COUT and ESR - eliminates manual loop tuning for different output caps. |
| Burst Mode™ Operation | Enables >85% efficiency at 10mA load (vs. ~60% in continuous mode) - extends battery life in idle/near-idle states. |
| Programmable Current Limit | Set via external RSENSE (e.g., 0.004Ω → 75mV threshold → ~18.75A peak) - allows precise overcurrent protection matching system needs. |
| Remote Output Voltage Sense | VOSENSE pin accepts Kelvin-connected feedback - rejects PCB trace IR drop to maintain ±1% regulation at CPU die. |
| Logic-Controlled Shutdown | IQ < 25µA when RUN/SS < 1.5V - enables deep-sleep states in portable systems without external enable circuitry. |
Applications
| Mobile CPU Core Power | Notebook System Power |
|---|---|
Use Scenario: Dynamic voltage scaling for Intel Pentium III processors with SpeedStep™ technology in ultraportable notebooks. IC Role / Device Role / Timing Role: Primary synchronous buck controller regulating CPU VCC core voltage (1.35V/1.60V dual-point), synchronized to system clock. Use Value: Enables >90% efficiency at full load and Burst Mode™ operation at idle, meeting Intel Mobile CPU PGOOD timing and ±7.5% tolerance specs. |
Use Scenario: Main 3.3V/5V system rail generation in clamshell notebooks with multi-rail PMIC architectures. IC Role / Device Role / Timing Role: Secondary high-efficiency buck controller supplying chipset, memory, or I/O rails with independent sequencing. Use Value: Wide 3.5V–30V input range accommodates Li-ion battery (3.0–4.2V/cell) and adapter inputs (12–24V); 99% duty cycle maintains regulation during brownout. |
| Wireless Baseband Power | Industrial FPGA Core Supply |
Use Scenario: Powering RF transceiver baseband ICs in cellular handsets requiring low-noise, fast-transient response. IC Role / Device Role / Timing Role: Low-ripple synchronous buck converter with PGOOD-monitored startup and forced continuous mode (PGOOD tied low). Use Value: OPTI-LOOP™ ensures stability with ceramic output caps; ±1% accuracy prevents digital logic errors; 300kHz operation avoids GSM band interference. |
Use Scenario: Configurable core voltage supply for Xilinx Spartan or Intel Cyclone FPGAs in ruggedized industrial controllers. IC Role / Device Role / Timing Role: Programmable 0.8V–1.5V buck controller with remote sense and robust overvoltage/short-circuit protection. Use Value: Foldback current limiting and latched shutdown prevent thermal runaway during FPGA configuration faults; EXTVCC support enables self-powered gate drive. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54620RGYR | Integrated 6A MOSFETs; fixed 500kHz frequency; no OPTI-LOOP™; requires external compensation. | Lower BOM count but less flexible loop tuning; lacks programmable current limit via RSENSE. | Select when board space is critical and output cap ESR is known and stable; avoid for dynamic load or wide-COUT designs. |
| ISL95836IRZ | Triple-output IMVP-7 compliant controller; supports DVS and phase shedding; higher integration for CPU VRMs. | Designed specifically for Intel mobile CPUs; includes VID interface and telemetry not present in LTC1735IGN-1#PBF. | Select only for new Intel platform designs requiring IMVP-7 compliance; overkill for generic FPGA or ASIC supplies. |
Compared with TPS54620RGYR and ISL95836IRZ, the LTC1735IGN-1#PBF offers unmatched flexibility in loop compensation and current limit programming for non-standard output capacitors or custom load profiles, while maintaining proven reliability in legacy mobile CPU designs.
Availability
LTC1735IGN-1#PBF is available at Aetrix Electronics and suitable for notebook computer power systems, mobile processor VRMs, wireless baseband supplies, and industrial FPGA core rails requiring stable component supply with long-term lifecycle support.
Supply support for LTC1735IGN-1#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017; Linear pioneered high-performance analog ICs for power management, precision signal conditioning, and timing.
The LTC1735IGN-1#PBF belongs to Linear's CPU power controller family, designed specifically for high-efficiency, dynamically scalable core voltage regulation in mobile computing platforms with stringent transient and sequencing requirements.
FAQ
What is the maximum input voltage rating for the LTC1735IGN-1#PBF?
The LTC1735IGN-1#PBF has an absolute maximum input voltage rating of 36V on the VIN pin. Continuous operation is specified from 3.5V to 30V. Exceeding 36V risks permanent damage to internal circuitry, including the INTVCC LDO and gate drivers. Designers must ensure transient spikes (e.g., load dump) remain below this limit using appropriate input clamping or filtering.
How does the LTC1735IGN-1#PBF achieve ±1% output voltage accuracy?
The LTC1735IGN-1#PBF achieves ±1% output voltage accuracy through a precision 0.8V internal reference (±0.5% over temperature), low-drift error amplifier, and tightly controlled feedback path. VOSENSE pin bias current is only –4 to –25nA, minimizing divider resistor-induced errors. This accuracy is guaranteed over the full operating temperature range for the I-grade version (–40°C to +85°C).
Can the LTC1735IGN-1#PBF be synchronized to an external clock, and what are the limits?
Yes, the LTC1735IGN-1#PBF can be synchronized to an external clock applied to the PGOOD pin. The internal oscillator locks to frequencies between 90% and 130% of its nominal COSC-set frequency (e.g., 270–390kHz for 300kHz nominal). Clock high must exceed 1.3V for ≥0.3µs; low must be <0.3V for ≥0.3µs. Attempting sync beyond 130% may cause instability due to insufficient slope compensation.
What protection features does the LTC1735IGN-1#PBF include for short-circuit conditions?
The LTC1735IGN-1#PBF includes foldback current limiting (active when VOSENSE drops below 0.6V), output overvoltage crowbar (trips at 0.84–0.88V), and latched short-circuit shutdown. The latter uses the RUN/SS capacitor (CSS) as a timer: if VOUT falls below 70% of nominal for >CSS discharge time, the controller latches off until RUN/SS is recycled. This latchoff can be defeated with >5µA injected into RUN/SS.
Is the LTC1735IGN-1#PBF pin-compatible with other variants in the LTC1735 family?
Yes, the LTC1735IGN-1#PBF is pin-compatible with all members of the LTC1735-1 family (e.g., LTC1735CGN-1, LTC1735IS-1), sharing identical 16-pin SSOP/SO footprints and pin functions. Differences are limited to temperature grade (I-grade vs. C-grade) and package type (GN vs. S). No PCB redesign is required when substituting within the same package variant and grade.
LTC1735IGN-1#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 1
- Output Phases:
- 1
- Voltage - Supply (Vcc/Vdd):
- 3.5V ~ 30V
- Frequency - Switching:
- 300kHz
- Duty Cycle (Max):
- 99.4%
- Synchronous Rectifier:
- Yes
- Clock Sync:
- No
- Serial Interfaces:
- -
- Control Features:
- Enable, Power Good, Soft Start
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SSOP
LTC1735IGN-1#PBF FAQ
1.How can I place an order for LTC1735IGN-1#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1735IGN-1#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1735IGN-1#PBF reliable?
The price and inventory of LTC1735IGN-1#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1735IGN-1#PBF is usually 5 days.
3.What payment methods are accepted for LTC1735IGN-1#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1735IGN-1#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1735IGN-1#PBF?
LTC1735IGN-1#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1735IGN-1#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1735IGN-1#PBF?
For technical support, including LTC1735IGN-1#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1735IGN-1#PBF requirements.
6.How does Aetrix verify that LTC1735IGN-1#PBF is sourced from the original manufacturer or authorized distributors?
All LTC1735IGN-1#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1735IGN-1#PBF meets industry standards.
7.What is the process for return or replacement of LTC1735IGN-1#PBF?
All LTC1735IGN-1#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1735IGN-1#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1735IGN-1#PBF part is unused and in its original packaging.
Return procedure for LTC1735IGN-1#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1735IGN-1#PBF Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

