Analog Devices Inc. LTC1856CG#PBF
- Part No.:
- LTC1856CG#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
LTC1856CG#PBF.pdf
- Description:
- IC ADC 16BIT SAR 28SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:484
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1856CG#PBF from Analog Devices (acquired Linear Technology) is a 16-bit, 100ksps, 8-channel SAR analog-to-digital converter with ±10V bipolar input range, ±30V fault protection on all analog inputs, and SPI/MICROWIRE-compatible serial interface. It integrates an internal 2.5V reference, precision 4.096V buffered reference (REFCOMP), and programmable single-ended/differential input configuration - used in industrial data acquisition systems requiring high channel density and robust overvoltage tolerance.
For engineers reviewing the LTC1856CG#PBF datasheet, LTC1856CG#PBF pinout, LTC1856CG#PBF application, or LTC1856CG#PBF equivalent, key selection criteria include guaranteed 100ksps sampling across all 8 channels, ±3LSB integral nonlinearity at 16-bit resolution, 87dB SINAD at 1kHz, fault-protected MUX architecture, and 28-pin SSOP package compatibility with legacy LTC1854/LTC1855 designs.
Technical Context
The LTC1856CG#PBF employs a successive approximation register (SAR) architecture with integrated sample-and-hold, internal trimmed 5µs conversion clock, and resistor-divider-based input scaling that eliminates multiplexer on-resistance errors. Its 8-channel analog multiplexer supports per-channel software-programmable single-ended or differential mode, with independent ±30V overvoltage protection ensuring unselected channels do not corrupt conversions.
It features three power states: active (40mW), Nap mode (27.5mW), and Sleep mode (40µW), controlled via CONVST and RD signals. The ADC+ and ADC– inputs accept rescaled differential signals from MUXOUT+, MUXOUT–, while VREF (2.50V ±10ppm/°C) and REFCOMP (4.096V) provide stable reference sources for internal DAC and external calibration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit - delivers 65,536 distinct output codes for high-precision measurement of ±10V full-scale range (305.2µV/LSB). |
| Sampling Rate | 100ksps - guaranteed minimum throughput across all 8 channels with 4µs conversion time and 4µs acquisition window. |
| INL | ±3LSB - ensures monotonicity and accurate end-point linearity critical for closed-loop control and sensor calibration. |
| SINAD | 87dB at 1kHz - enables >14-bit effective resolution in narrowband applications such as vibration monitoring or audio test equipment. |
| Input Protection | ±30V fault tolerance on CH0–CH7 and COM - allows direct connection to industrial field wiring without external clamping diodes. |
| Reference | Internal 2.50V ±10ppm/°C bandgap reference (VREF) and 4.096V buffered output (REFCOMP) - eliminates need for external voltage references in most applications. |
| Interface | SPI/MICROWIRE-compatible serial I/O with separate CONVST and BUSY signals - simplifies timing-critical interfacing to microcontrollers and DSPs. |
Pinout & Package
Package: 28-pin plastic SSOP (G package), exposed pad soldered to PCB ground for thermal and noise performance. Pin pitch: 0.65mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| COM (1) | Analog common reference | Negative reference for all single-ended inputs; must be low-noise and tied to analog ground plane. |
| CH0–CH7 (2–9) | Analog multiplexer inputs | ±30V fault-protected channels accepting ±10V bipolar signals; impedance ~31kΩ requires low-Z drive. |
| MUXOUT+ / MUXOUT– (10/11) | Multiplexer differential output | Rescaled analog outputs connected to ADC+ and ADC–; enable precise gain/offset trimming before ADC core. |
| ADC+ / ADC– (12/13) | Converter analog inputs | Differential inputs to SAR core; accept ±2.048V range when driven by MUXOUT; hold-mode capacitance = 4pF. |
| VREF (15) | 2.5V reference output | Factory-trimmed bandgap reference; bypass with 1µF tantalum to AGND1 for low-noise operation. |
| REFCOMP (16) | 4.096V reference buffer output | Gain-of-1.6384 buffered version of VREF; drives internal DAC; supports ≤2mA DC load. |
| CONVST (28) | Conversion start trigger | Rising-edge sensitive; initiates acquisition and conversion; minimum pulse width = 40ns. |
| BUSY (22) | Conversion status indicator | Active-low open-drain output signaling conversion in progress; used for handshaking with FIFO or processor. |
| SDO / SDI / SCK / RD (23/25/26/27) | Serial interface signals | SPI-compatible 4-wire interface; RD enables SDO tri-state; OVDD (Pin 21) sets SDO/BUSY logic levels (3V or 5V). |
Key Features
| Feature | Design Value |
|---|---|
| Software-programmable input configuration | Per-channel selection of single-ended or differential mode via 8-bit configuration word - enables mixed-signal acquisition without hardware rework. |
| Channel-to-channel isolation | –120dB at 1kHz - prevents crosstalk between simultaneously sampled channels in multi-sensor systems. |
| Overvoltage recovery time | 150ns - restores full accuracy within one sample period after ±30V transient, minimizing data loss in noisy environments. |
| Aperture jitter | 60ps - limits sampling uncertainty to <0.01% of LSB at 100kHz, preserving dynamic performance in high-frequency signal capture. |
| Supply flexibility | OVDD pin supports 3V–5V digital I/O level translation - allows seamless integration with both 3.3V microcontrollers and 5V legacy systems. |
Applications
| Industrial Process Monitoring | Multiplexed Sensor Data Acquisition |
|---|---|
|
Use Scenario: Continuous voltage monitoring of 8 thermocouple amplifiers, strain gauge bridges, and RTD interfaces in PLC backplanes. IC Role / Device Role / Timing Role: 16-bit SAR ADC with ±30V fault protection acts as central digitizer; CONVST-triggered synchronized sampling ensures phase-coherent multi-channel capture. Use Value: Eliminates external protection circuitry and reference components, reducing BOM cost by ≥30% versus discrete solutions while maintaining ±3LSB INL across temperature. |
Use Scenario: High-density data logging in portable test equipment acquiring voltage, current, and temperature from 8 sensors simultaneously. IC Role / Device Role / Timing Role: Low-power 100ksps ADC operating in Nap mode (27.5mW) provides battery-efficient sampling; SPI interface enables compact MCU firmware integration. Use Value: 87dB SINAD and 1MHz –3dB input bandwidth support accurate spectral analysis of mechanical resonance up to 400kHz. |
| PC-Based High-Speed DAQ | DSP-Controlled Closed-Loop Systems |
|
Use Scenario: ISA/PCI add-in card digitizing analog feedback signals from motor drives, power supplies, and audio codecs. IC Role / Device Role / Timing Role: SPI slave device with BUSY handshake and RD-controlled SDO enables deterministic data transfer to host DMA engine. Use Value: Guaranteed 100ksps throughput across all channels avoids undersampling artifacts in real-time waveform reconstruction. |
Use Scenario: Real-time position/velocity feedback loop in servo amplifier where ADC latency directly impacts stability margin. IC Role / Device Role / Timing Role: Deterministic 5µs max conversion time and 15–30ns CONVST-to-BUSY delay enable tight timing budgets in 20kHz PWM control cycles. Use Value: ±3LSB INL and <1µV offset drift ensure sub-0.01% full-scale error over 0°C–70°C, critical for torque ripple minimization. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit, multichannel SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8688IPWR | 16-bit, 500ksps, 8-channel, ±10.24V range, internal 4.096V ref, SPI interface; no ±30V fault protection; requires external overvoltage clamping. | Higher speed but lacks integrated fault tolerance - suitable for clean lab environments, not industrial field wiring. | Select ADS8688IPWR only if system-level protection is already implemented and >100ksps sampling is required. |
| MAX11624EEE+ | 16-bit, 250ksps, 8-channel, ±10V range, internal 2.5V ref, SPI interface; ±20V fault protection; higher 12.5mW active power vs 40mW. | Lower fault rating and no REFCOMP buffer - limits use in high-transient industrial settings; better suited for low-power portable instruments. | Choose MAX11624EEE+ when board space is constrained and ±20V protection suffices; verify REFCOMP absence does not impact calibration architecture. |
Compared with LTC1856CG#PBF, ADS8688IPWR offers higher throughput but demands external protection circuitry, while MAX11624EEE+ reduces power and size at the expense of fault resilience and reference flexibility - making LTC1856CG#PBF optimal for ruggedized, reference-integrated industrial DAQ.
Availability
LTC1856CG#PBF is available at Aetrix Electronics and suitable for industrial process control, multiplexed data acquisition systems, high-speed PC-based DAQ, and DSP-controlled closed-loop systems requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LTC1856CG#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC1856CG#PBF belongs to ADI's legacy Linear Technology precision data acquisition product line, engineered specifically for high-channel-count, fault-tolerant industrial measurement applications where accuracy, robustness, and integration reduce system complexity.
FAQ
What is the maximum sampling rate guaranteed for LTC1856CG#PBF across all 8 channels?
The LTC1856CG#PBF guarantees a minimum sampling rate of 100ksps across all 8 input channels under specified conditions (VDD = 5V, TA = 25°C). This is achieved with a maximum 5µs conversion time and 4µs acquisition window. The datasheet confirms this rate applies to conversions through CH0–CH7 inputs, not just ADC+ and ADC– pins alone.
Does LTC1856CG#PBF require an external reference, or can it operate with its internal reference?
LTC1856CG#PBF operates fully with its internal 2.50V ±10ppm/°C bandgap reference (VREF) and 4.096V buffered output (REFCOMP). External references may be used for higher accuracy, but are not required - the internal reference enables complete functionality with minimal external components, including decoupling capacitors only.
How does the ±30V fault protection on LTC1856CG#PBF work, and does it affect accuracy on selected channels?
The ±30V fault protection on LTC1856CG#PBF is implemented via internal clamping structures on CH0–CH7 and COM pins. A fault condition on any unselected channel does not affect the conversion result of the selected channel - confirmed in the datasheet's "Typical Application" and "Features" sections. This isolation preserves accuracy during transients.
What power modes does LTC1856CG#PBF support, and what are their typical current draws?
LTC1856CG#PBF supports three power states: active (12mA typical), Nap mode (8mA typical), and Sleep mode (5.5µA typical). Power dissipation is 40mW (active), 27.5mW (Nap), and 40µW (Sleep). These modes are controlled via the CONVST signal and configuration word, enabling dynamic power scaling in battery-powered or thermally constrained systems.
Is LTC1856CG#PBF pin-compatible with earlier members of the LTC1854/LTC1855 family?
Yes, LTC1856CG#PBF shares identical 28-pin SSOP packaging, pinout, and electrical interface with LTC1854CG and LTC1855CG. All share the same VREF, REFCOMP, CONVST, BUSY, and SPI signal assignments. Software configuration differs only in resolution handling (16-bit vs 12-/14-bit), allowing drop-in replacement in existing layouts with firmware updates.
LTC1856CG#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 100k
- Number of Inputs:
- 8
- Input Type:
- Differential, Single Ended
- Data Interface:
- SPI
- Configuration:
- MUX-S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 28-SSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC1856CG#PBF FAQ
1.How can I place an order for LTC1856CG#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1856CG#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1856CG#PBF reliable?
The price and inventory of LTC1856CG#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1856CG#PBF is usually 5 days.
3.What payment methods are accepted for LTC1856CG#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1856CG#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1856CG#PBF?
LTC1856CG#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1856CG#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1856CG#PBF?
For technical support, including LTC1856CG#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1856CG#PBF requirements.
6.How does Aetrix verify that LTC1856CG#PBF is sourced from the original manufacturer or authorized distributors?
All LTC1856CG#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1856CG#PBF meets industry standards.
7.What is the process for return or replacement of LTC1856CG#PBF?
All LTC1856CG#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1856CG#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1856CG#PBF part is unused and in its original packaging.
Return procedure for LTC1856CG#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1856CG#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

