Analog Devices Inc. LTC1865CMS#PBF
- Part No.:
- LTC1865CMS#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
LTC1865CMS#PBF.pdf
- Description:
- IC ADC 16BIT SAR 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,451
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1865CMS#PBF from Analog Devices (formerly Linear Technology) is a 16-bit, 250ksps successive approximation ADC with integrated 2-channel software-selectable multiplexer and adjustable reference input, housed in a 10-lead MSOP package. It operates on a single 5V supply, draws only 850μA at full speed, and auto-shuts down between conversions to reduce current to 2μA at 1ksps. Its high-impedance differential analog inputs and 1V–5V reference range enable direct connection to low-output-impedance sensors in portable instrumentation.
For engineers reviewing the LTC1865CMS#PBF datasheet, LTC1865CMS#PBF pinout, LTC1865CMS#PBF application, or LTC1865CMS#PBF equivalent, key selection criteria include its 10-lead MSOP footprint, SPI/MICROWIRE-compatible 3-wire serial interface, guaranteed operation from 0°C to 70°C, true differential input architecture, and support for ratiometric or external reference configurations in space-constrained, battery-powered data acquisition systems.
Technical Context
The LTC1865CMS#PBF implements a switched-capacitor SAR architecture with internal sample-and-hold, enabling precise 16-bit conversion at up to 250ksps. Its 2-channel MUX is configured via a 2-bit word shifted into SDI during the CONV low phase, supporting four modes: single-ended CH0/GND, CH1/GND, or differential CH0–CH1 and CH1–CH0.
It features separate AGND and DGND pins for noise isolation, requires external bypassing of VCC and VREF with ≥1μF tantalum capacitors, and uses a falling-edge–clocked SDO output synchronized to SCK - with data captured on the rising edge by the host controller. Conversion timing is controlled by the CONV signal, with tCONV = 3.2μs (max) and automatic sleep entry when CONV remains high post-conversion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit - delivers 65,536 distinct digital codes for high-precision sensor digitization |
| Max Sampling Rate | 250ksps - supports real-time capture of signals up to 125kHz full-linear bandwidth |
| Supply Current @ 250ksps | 850μA typical - enables >1-year battery life in 10ksps duty-cycled portable systems |
| Reference Range | 1V to 5V - allows flexible scaling for 1V-span industrial sensors or rail-to-rail inputs |
| INL Error | ±8 LSB max - ensures monotonicity and <0.12% end-point linearity error across full scale |
| SNR | 87 dB - supports >14-bit effective resolution for low-noise analog front-end design |
| Operating Temp | 0°C to 70°C - qualified for commercial-grade embedded instrumentation environments |
Pinout & Package
Package: 10-Lead Plastic MSOP (3mm × 3mm), exposed pad not electrically connected; thermal resistance θJA = 210°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CONV | Convert Control Input | Rising edge initiates conversion; held high after completion forces auto-sleep mode |
| CH0 | Analog Input Channel 0 | Positive or negative input terminal depending on MUX configuration selected via SDI |
| CH1 | Analog Input Channel 1 | Positive or negative input terminal depending on MUX configuration selected via SDI |
| AGND | Analog Ground Reference | Must be tied directly to low-impedance analog ground plane; separates analog return path |
| DGND | Digital Ground Reference | Internally isolated from AGND; connects to system digital ground near VCC bypass |
| SDI | Serial Data Input | Receives 2-bit MUX configuration word on rising SCK edges during CONV low phase |
| SDO | Serial Data Output | Transmits 16-bit conversion result on falling SCK edges; tri-stated when CONV high |
| SCK | Serial Clock Input | Master clock synchronizing both SDI write and SDO read; max frequency 20MHz (H-grade) |
| VCC | Positive Supply | Single 4.75V–5.25V supply; requires local 1μF tantalum bypass to AGND |
| VREF | Reference Voltage Input | Defines full-scale span; accepts 1V–5V; must be low-noise and bypassed to AGND |
Key Features
| Feature | Design Value |
|---|---|
| Software-Selectable 2-Channel MUX | Enables flexible channel routing (single-ended or differential) without external switches or PCB changes |
| Auto Shutdown Between Conversions | Reduces average current from 850μA to ~2μA at 1ksps, extending battery life in intermittent-sampling systems |
| True Differential Input Architecture | Rejects common-mode noise on CH0/CH1 pairs, improving SNR in noisy industrial environments |
| 1V–5V Adjustable Reference Range | Permits direct interfacing with low-voltage sensors (e.g., 1V-output RTD transmitters) without gain stages |
| SPI/MICROWIRE-Compatible Interface | Ensures drop-in compatibility with existing microcontroller SPI peripherals and FPGA shift-register logic |
Applications
| Portable Data Loggers | Industrial Sensor Interfaces |
|---|---|
Use Scenario: Battery-powered environmental monitors logging temperature, humidity, and pressure over weeks. IC Role / Device Role / Timing Role: Primary ADC digitizing multiple analog sensor outputs with minimal power overhead per sample. Use Value: 850μA active current and 2μA sleep current enable multi-month operation on coin-cell batteries at 10sps sampling. |
Use Scenario: DIN-rail mounted PLC I/O modules acquiring 4–20mA loop signals and thermocouple outputs. IC Role / Device Role / Timing Role: High-accuracy front-end converter supporting ratiometric measurements with external precision references. Use Value: ±8 LSB INL and 87dB SNR ensure <0.1% total measurement uncertainty across 0–100°C industrial ranges. |
| Isolated Remote Monitoring | Medical Vital Sign Acquisition |
Use Scenario: Wireless sensor nodes deployed in hazardous zones, transmitting data via isolated RS-485 links. IC Role / Device Role / Timing Role: Low-power, noise-immune ADC paired with isolated power and digital interfaces. Use Value: Separate AGND/DGND pins and differential input structure minimize ground-loop errors in galvanically isolated topologies. |
Use Scenario: Portable ECG and pulse oximetry devices requiring high-fidelity biopotential signal capture. IC Role / Device Role / Timing Role: Precision analog front-end digitizer handling low-amplitude, high-impedance electrode signals. Use Value: 16-bit resolution and 125kHz full-linear bandwidth preserve ST-segment morphology and respiratory waveform fidelity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8860IDRCT | 16-bit, 1MSPS, SPI interface, but no integrated MUX; requires external channel selection | Higher speed needed for dynamic signal analysis; lacks on-chip multiplexing for multi-sensor systems | Select when sampling rate >250ksps is required and external MUX is acceptable |
| AD7682BRMZ | 16-bit, 250ksps, 4-channel MUX, but uses pseudo-differential inputs and requires 2.5V reference | Supports more channels but lacks true differential mode per pair; fixed reference voltage limits flexibility | Select for higher channel count where true differential pairing is not mandatory |
Compared with ADS8860IDRCT and AD7682BRMZ, the LTC1865CMS#PBF uniquely combines software-configurable 2-channel differential MUX, 1V–5V reference adaptability, and ultra-low 850μA active current in a 10-lead MSOP - making it optimal for compact, battery-sensitive, multi-sensor measurement systems requiring analog noise immunity.
Availability
LTC1865CMS#PBF is available at Aetrix Electronics and suitable for portable instrumentation, industrial sensor interfaces, and isolated remote monitoring requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for LTC1865CMS#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC1865CMS#PBF belongs to ADI's legacy Linear Technology precision data acquisition product line, designed specifically for low-power, high-resolution measurement in space- and energy-constrained embedded systems.
FAQ
What is the maximum clock frequency supported by the LTC1865CMS#PBF for reliable SPI communication?
The LTC1865CMS#PBF supports a maximum SCK frequency of 20MHz for H-grade versions and 16.7MHz for standard-grade units like the LTC1865CMS#PBF. At 5V supply and 25°C, timing parameters such as tWHCLK and tWLCLK require ≥40% duty cycle, and setup/hold times (e.g., tsuDI = 15ns) must be met. The LTC1865CMS#PBF achieves full 250ksps throughput only when SCK is operated within these limits and CONV timing constraints are satisfied.
Does the LTC1865CMS#PBF require an external reference, or can it operate with VCC as reference?
The LTC1865CMS#PBF in the MSOP package (including LTC1865CMS#PBF) requires an external reference applied to the VREF pin, which accepts 1V to 5V. Unlike the SO-8 version, the MSOP variant does not internally tie VREF to VCC. Using VCC directly as reference is not supported for LTC1865CMS#PBF; doing so risks violating the specified VREF input range and degrading INL/SNR performance. The LTC1865CMS#PBF must be used with a clean, low-noise external reference source.
How does the LTC1865CMS#PBF handle channel selection, and what are the valid MUX configurations?
The LTC1865CMS#PBF uses a 2-bit word shifted into SDI during the CONV low phase to select among four MUX modes: single-ended CH0/GND, CH1/GND, or differential CH0–CH1 and CH1–CH0. These are defined in Table 1 of the datasheet. The LTC1865CMS#PBF does not support simultaneous sampling or hardware-triggered channel sequencing - each conversion requires explicit SDI configuration prior to the next CONV assertion. The MUX state persists until reprogrammed.
What is the purpose of separate AGND and DGND pins on the LTC1865CMS#PBF, and how should they be connected?
The LTC1865CMS#PBF provides separate AGND and DGND pins to isolate analog and digital return currents, minimizing noise coupling into the sensitive SAR core. AGND must connect directly to a dedicated analog ground plane; DGND should connect to the digital ground plane *at a single point*, typically near the VCC bypass capacitor. This separation preserves the 87dB SNR and prevents digital switching noise from modulating the conversion result. Improper grounding violates the LTC1865CMS#PBF's specified AC performance.
Can the LTC1865CMS#PBF achieve 16-bit no-missing-codes performance across its full operating temperature range?
Yes - the LTC1865CMS#PBF guarantees no missing codes at 14 bits over the full 0°C to 70°C range, and 15 bits for the A-grade variant. While full 16-bit monotonicity is specified at TA = 25°C, the device maintains ±8 LSB INL (max) across temperature, ensuring functional 16-bit resolution in most precision applications. For critical metrology use cases demanding guaranteed 16-bit no-missing-codes behavior over temperature, the LTC1865CMS#PBF datasheet recommends verifying system-level performance with actual sensor inputs and reference sources.
LTC1865CMS#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 250k
- Number of Inputs:
- 2
- Input Type:
- Single Ended
- Data Interface:
- SPI
- Configuration:
- MUX-S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 10-MSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC1865CMS#PBF FAQ
1.How can I place an order for LTC1865CMS#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1865CMS#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1865CMS#PBF reliable?
The price and inventory of LTC1865CMS#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1865CMS#PBF is usually 5 days.
3.What payment methods are accepted for LTC1865CMS#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1865CMS#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1865CMS#PBF?
LTC1865CMS#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1865CMS#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1865CMS#PBF?
For technical support, including LTC1865CMS#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1865CMS#PBF requirements.
6.How does Aetrix verify that LTC1865CMS#PBF is sourced from the original manufacturer or authorized distributors?
All LTC1865CMS#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1865CMS#PBF meets industry standards.
7.What is the process for return or replacement of LTC1865CMS#PBF?
All LTC1865CMS#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1865CMS#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1865CMS#PBF part is unused and in its original packaging.
Return procedure for LTC1865CMS#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1865CMS#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

