Analog Devices Inc. LTC2052HVHGN#PBF
- Part No.:
- LTC2052HVHGN#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
LTC2052HVHGN#PBF.pdf
- Description:
- IC OPAMP ZERO-DRIFT 4CIRC 16SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,623
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2052HVHGN#PBF from Analog Devices (formerly Linear Technology) is a quad zero-drift operational amplifier in a 16-lead SSOP package, designed for ultra-precision DC-coupled signal conditioning. It delivers maximum input offset voltage of 3 μV, max offset drift of 30 nV/°C, 1.5 μVP-P (0.01 Hz to 10 Hz) input-referred noise, rail-to-rail output swing, and operates from ±5 V supplies with total supply voltage up to 12 V - enabling high-accuracy thermocouple amplification and strain gauge readout in industrial sensor interfaces.
For engineers reviewing the LTC2052HVHGN#PBF datasheet, LTC2052HVHGN#PBF pinout, LTC2052HVHGN#PBF application, or LTC2052HVHGN#PBF equivalent, key selection criteria include guaranteed –40°C to 125°C operation, HV-grade ±5 V supply support, 130 dB CMRR/PSRR, 3 MHz gain-bandwidth, and verified performance in low-side current sense and medical instrumentation front-ends where long-term DC stability is critical.
Technical Context
The LTC2052HVHGN#PBF employs autozeroing architecture with a 7.5 kHz internal sampling clock to continuously correct input offset and drift. Its chopper-stabilized core achieves near-zero DC error while maintaining low 1.5 μVP-P noise in the 0.01–10 Hz band - essential for sub-microvolt-level measurements in high-resolution data acquisition.
It features extended common-mode input range (V– to V+ – 1.3 V), rail-to-rail output drive into 2 kΩ loads, and robust 130 dB PSRR/CMRR across temperature and supply variations - making it suitable for precision analog front-ends where supply rejection and common-mode immunity directly impact measurement fidelity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Offset Voltage | Max ±3 μV - ensures <1 μV residual error after autozero correction, critical for DC-accurate RC filters and electronic scales. |
| Offset Drift | Max ±30 nV/°C - enables stable µV-level accuracy over full –40°C to 125°C industrial temperature range. |
| Input Noise (0.01–10 Hz) | 1.5 μVP-P - supports 20+ bit effective resolution in slow-sampling applications like strain gauge bridges. |
| Supply Voltage Range | ±5 V (12 V total) - supports bipolar sensor excitation and true dual-supply operation without level-shifting. |
| Gain-Bandwidth Product | 3 MHz - provides sufficient bandwidth for anti-alias filtering and fast settling in precision ADC driver stages. |
| CMRR / PSRR | 130 dB (typ) - rejects power supply ripple and common-mode interference in noisy industrial environments. |
| Output Swing | Rail-to-rail into 10 kΩ - maximizes dynamic range when driving SAR or sigma-delta ADC inputs directly. |
Pinout & Package
Package: GN - 16-lead plastic SSOP (0.150″ narrow body, 3.81 mm × 9.91 mm footprint, 1.75 mm height). Exposed pad not present; standard SSOP thermal profile applies.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OUT A) | Amplifier A output | Low-impedance buffered output capable of rail-to-rail swing into ≥2 kΩ load. |
| 2 (–IN A) | Inverting input A | Differential input node with pA-level bias current; sensitive to PCB leakage and ESD. |
| 3 (+IN A) | Non-inverting input A | High-impedance reference input; matched to Pin 2 for optimal CMRR. |
| 4 (V+) | Positive supply rail | Accepts +5 V (or +3 V); must be bypassed locally with ≥1 μF ceramic capacitor. |
| 5 (+IN B) | Non-inverting input B | Independent input for second amplifier; electrically isolated from A-channel inputs. |
| 6 (–IN B) | Inverting input B | Matched pair with Pin 5; maintains channel-to-channel tracking under common-mode shifts. |
| 7 (OUT B) | Amplifier B output | Identical performance to Pin 1; supports independent gain configurations per channel. |
| 8 (NC) | No connect | Internally unused; must remain unconnected and un-bonded on PCB. |
| 9 (OUT D) | Amplifier D output | Fourth output; shares same electrical specs as Pins 1 and 7 - enables 4-channel parallel or differential configurations. |
| 10 (–IN D) | Inverting input D | Final inverting input; layout symmetry with Pins 2 and 6 recommended for matching. |
| 11 (+IN D) | Non-inverting input D | Final non-inverting input; completes quad topology with consistent input impedance. |
| 12 (V–) | Negative supply rail | Accepts –5 V (or GND in single-supply mode); requires local bypassing identical to Pin 4. |
| 13 (+IN C) | Non-inverting input C | Third non-inverting input; enables simultaneous multi-sensor conditioning (e.g., 4-wire RTD + bridge). |
| 14 (–IN C) | Inverting input C | Third inverting input; supports fully independent fourth amplifier channel. |
| 15 (OUT C) | Amplifier C output | Third output; identical rail-to-rail capability and drive strength as other outputs. |
| 16 (NC) | No connect | Unused terminal; no internal connection; leave floating and un-routed. |
Key Features
| Feature | Design Value |
|---|---|
| Zero-drift autozeroing | Continuous offset correction at 7.5 kHz eliminates thermal drift and aging effects - maintains µV-level DC accuracy over years of operation. |
| Rail-to-rail output stage | Drives to within 15 mV of rails into 2 kΩ, maximizing usable dynamic range for 16-bit+ ADC interfacing without external level-shifting. |
| Extended temperature grade | Specified from –40°C to 125°C - qualified for under-hood automotive, downhole, and industrial control applications requiring long-term reliability. |
| High PSRR/CMRR | 130 dB minimum over full temperature range - suppresses supply noise and ground bounce in shared-power systems. |
| Low 0.01–10 Hz noise | 1.5 μVP-P enables direct digitization of microvolt-level thermocouple outputs without additional amplification stages. |
Applications
| Thermocouple Amplifiers | Electronic Scales |
|---|---|
Use Scenario: Amplifying µV-level Seebeck voltages from K-type thermocouples in furnace controllers with cold-junction compensation. IC Role / Device Role / Timing Role: Primary DC-coupled instrumentation amplifier front-end, rejecting common-mode noise from heater switching and providing stable gain. Use Value: 3 μV max offset and 30 nV/°C drift enable ±0.1°C accuracy over full industrial temperature range without recalibration. | Use Scenario: Reading mV-level outputs from 350 Ω strain gauge bridges in platform scales and load cells. IC Role / Device Role / Timing Role: Low-noise, high-CMRR difference amplifier with programmable gain for bridge excitation and ratiometric measurement. Use Value: 1.5 μVP-P noise and 130 dB CMRR preserve bridge sensitivity and reject electromagnetic interference from nearby motors. |
| Medical Instrumentation | Strain Gauge Amplifiers |
Use Scenario: Front-end amplification of biopotential signals (ECG, EEG) in portable diagnostic devices with battery-powered ±5 V supplies. IC Role / Device Role / Timing Role: Ultra-low-drift, low-noise op amp in first-stage gain and filtering - preserving signal integrity before ADC sampling. Use Value: Guaranteed –40°C to 125°C operation ensures clinical-grade reliability during sterilization cycles and ambient temperature fluctuations. | Use Scenario: High-precision force transducer signal conditioning in test equipment requiring traceable calibration. IC Role / Device Role / Timing Role: Quad amplifier enabling simultaneous excitation, sensing, and reference buffering in 4-wire Kelvin configurations. Use Value: Four matched channels with <1 μV inter-channel offset mismatch reduce system-level calibration overhead and improve repeatability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar zero-drift operational amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC2052HVCS#PBF | 14-lead SOIC package; same electrical specs but larger footprint and higher θJA (110°C/W vs 110°C/W - identical thermal rating but different board-level dissipation behavior). | Preferred for through-hole prototyping or legacy SOIC layouts; lacks SSOP's space efficiency for high-density PCBs. | Select when board real estate allows SOIC and hand-soldering or rework is required. |
| LTC2052IGN#PBF | Same GN package but –40°C to 85°C temp grade; identical pinout and AC/DC specs except reduced operating temperature ceiling. | Suitable for commercial-grade instrumentation where extended temperature qualification is unnecessary. | Choose for cost-sensitive designs with ambient temperature constraints below 85°C. |
Compared with LTC2052HVCS#PBF and LTC2052IGN#PBF, the LTC2052HVHGN#PBF uniquely combines 16-lead SSOP miniaturization, full –40°C to 125°C qualification, and HV-grade ±5 V supply support - making it the only option meeting all three requirements simultaneously for ruggedized, space-constrained precision analog systems.
Availability
LTC2052HVHGN#PBF is available at Aetrix Electronics and suitable for thermocouple amplifiers, electronic scales, and medical instrumentation requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LTC2052HVHGN#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies.
The LTC2052HVHGN#PBF belongs to the LTC® zero-drift op amp family, engineered specifically for applications demanding microvolt-level DC accuracy, ultra-low drift, and robust noise performance in harsh thermal and electrical environments.
FAQ
What is the maximum supply voltage for LTC2052HVHGN#PBF?
The LTC2052HVHGN#PBF supports a total supply voltage of up to 12 V, enabling operation from ±5 V rails. This HV variant exceeds the standard LTC2052's 7 V limit, allowing direct use with common industrial bipolar supplies without external regulation. Absolute maximum ratings specify V+ to V– ≤ 12 V; exceeding this risks permanent damage.
Does LTC2052HVHGN#PBF include shutdown functionality?
No, the LTC2052HVHGN#PBF does not feature a shutdown pin. Shutdown capability is present only in the 10-lead MSOP variants (e.g., LTC2051CMS10), not in the 16-lead GN package. The LTC2052HVHGN#PBF operates continuously when powered and draws ~1.5 mA per amplifier at ±5 V - design accordingly for power budgeting.
What is the input bias current specification for LTC2052HVHGN#PBF?
The LTC2052HVHGN#PBF has a typical input bias current of ±90 pA at 25°C and ±300 pA maximum over temperature. This low bias current minimizes voltage errors in high-impedance sensor interfaces such as piezoelectric transducers or pH electrodes, especially when combined with its 3 μV offset and 30 nV/°C drift.
Can LTC2052HVHGN#PBF drive capacitive loads directly?
The LTC2052HVHGN#PBF is not unity-gain stable with large capacitive loads. Driving >100 pF directly may cause peaking or oscillation. For ADC input buffering, use a series resistor (e.g., 10–50 Ω) between the LTC2052HVHGN#PBF output and the ADC input capacitance, or add a small isolation capacitor (≤100 pF) in the feedback path to maintain stability without degrading bandwidth.
Is LTC2052HVHGN#PBF RoHS compliant and lead-free?
Yes, the #PBF suffix indicates that the LTC2052HVHGN#PBF is lead-free and RoHS compliant. It uses matte tin lead finish and meets JEDEC J-STD-020 moisture sensitivity level 3 (MSL3) requirements. Reflow profiles must follow Analog Devices' specified thermal ramp rates and peak temperature limits (≤260°C) to ensure solder joint integrity and avoid delamination.
LTC2052HVHGN#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Chopper (Zero-Drift)
- Number of Circuits:
- 4
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 2V/µs
- Gain Bandwidth Product:
- 3 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 90 pA
- Voltage - Input Offset:
- 1 µV
- Current - Supply:
- 1mA (x4 Channels)
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 2.7 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SSOP
LTC2052HVHGN#PBF FAQ
1.How can I place an order for LTC2052HVHGN#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2052HVHGN#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2052HVHGN#PBF reliable?
The price and inventory of LTC2052HVHGN#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2052HVHGN#PBF is usually 5 days.
3.What payment methods are accepted for LTC2052HVHGN#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2052HVHGN#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2052HVHGN#PBF?
LTC2052HVHGN#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2052HVHGN#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2052HVHGN#PBF?
For technical support, including LTC2052HVHGN#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2052HVHGN#PBF requirements.
6.How does Aetrix verify that LTC2052HVHGN#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2052HVHGN#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2052HVHGN#PBF meets industry standards.
7.What is the process for return or replacement of LTC2052HVHGN#PBF?
All LTC2052HVHGN#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2052HVHGN#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2052HVHGN#PBF part is unused and in its original packaging.
Return procedure for LTC2052HVHGN#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2052HVHGN#PBF Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

