My Inquiry
My Account
Analog Devices Inc. LTC2052IGN#PBF
- Part No.:
- LTC2052IGN#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
LTC2052IGN#PBF.pdf
- Description:
- IC OPAMP ZERO-DRIFT 4CIRC 16SSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,918
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2052IGN#PBF from Analog Devices (formerly Linear Technology) is a quad zero-drift operational amplifier in a 16-lead SSOP package, delivering ultra-low input offset voltage (±3 μV max), near-zero drift (±30 nV/°C max), and rail-to-rail output swing. It operates from single 2.7 V or dual ±5 V supplies and supports high-precision DC-coupled applications including thermocouple amplification and strain gauge signal conditioning.
For engineers reviewing the LTC2052IGN#PBF datasheet, LTC2052IGN#PBF pinout, LTC2052IGN#PBF application, or LTC2052IGN#PBF equivalent, key selection criteria include guaranteed –40°C to +85°C operation, 3 MHz gain-bandwidth product, 1.5 μVP-P (0.1 Hz–10 Hz) input-referred noise, and verified CMRR/PSRR >125 dB across temperature and supply variations.
Technical Context
The LTC2052IGN#PBF employs autozeroing architecture with a 7.5 kHz internal sampling clock to continuously correct input offset and drift. Its chopper-stabilized core enables stable DC performance without external trimming while maintaining low 1.5 μVP-P noise in the critical 0.1–10 Hz band.
It features extended common-mode input range (V– to V+ – 1.3 V), rail-to-rail output stage capable of driving 2 kΩ loads to both rails, and shutdown functionality (not implemented in GN package). Input bias current remains below ±150 pA at 25°C and is dominated by ESD diode leakage above 70°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Offset Voltage | ±3 μV maximum - ensures sub-1 μV typical error in precision DC gain stages without calibration. |
| Offset Drift | ±30 nV/°C maximum - maintains <1 μV total drift over full –40°C to +85°C operating range. |
| Gain-Bandwidth Product | 3 MHz - supports stable closed-loop gains up to ~300 at 10 kHz for sensor interface filtering. |
| Input Noise (0.1–10 Hz) | 1.5 μVP-P typical - enables resolution better than 16-bit in low-frequency data acquisition. |
| CMRR / PSRR | ≥125 dB typical - rejects power supply ripple and common-mode interference in noisy industrial environments. |
| Supply Current per Amp | 1.0 mA typical at 3 V - allows four-channel operation within 4 mA total, suitable for battery-powered instrumentation. |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade embedded systems without derating. |
Pinout & Package
Package: 16-lead plastic SSOP (GN), 0.150-inch narrow body, 3.81 mm × 4.98 mm footprint, 0.635 mm pitch, exposed pad not present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | OUT A | Amplifier A output - rail-to-rail capable, drives 2 kΩ load to either supply rail. |
| 2 | –IN A | Inverting input A - high-impedance node; sensitive to PCB layout and source impedance for clock feedthrough control. |
| 3 | +IN A | Non-inverting input A - matched to –IN A; bias current ≤±150 pA at 25°C. |
| 4 | V+ | Positive supply - accepts 2.7 V to 5.5 V single or ±5 V dual supply; PSRR >125 dB. |
| 5 | +IN B | Non-inverting input B - electrically identical to +IN A; part of independent second op amp. |
| 6 | –IN B | Inverting input B - matched pair with +IN B; shares same autozero clock and noise profile. |
| 7 | OUT B | Amplifier B output - fully independent channel; no crosstalk specified beyond typical 100 dB. |
| 8 | NC | No connect - internally unused; must be left floating or grounded per layout best practice. |
| 9 | OUT D | Amplifier D output - fourth independent rail-to-rail output; identical AC/DC specs to OUT A. |
| 10 | –IN D | Inverting input D - matches –IN A/B/C; validated for <1 μVRMS clock feedthrough when Rsource < 10 kΩ. |
| 11 | +IN D | Non-inverting input D - symmetrical to +IN A; supports differential input configurations with matched pairs. |
| 12 | V– | Negative supply - referenced for dual-supply operation; common-mode range extends to V–. |
| 13 | +IN C | Non-inverting input C - third amplifier input; shares same offset/drift specs as other channels. |
| 14 | –IN C | Inverting input C - third amplifier inverting node; validated for 130 dB CMRR at DC and low frequencies. |
| 15 | OUT C | Amplifier C output - fourth channel output; supports simultaneous multi-sensor readout without multiplexing. |
| 16 | NC | No connect - unused pin; no internal connection; avoid routing signals nearby to prevent coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Zero-drift autozeroing | Continuous offset correction at 7.5 kHz eliminates thermal drift and aging effects without external components. |
| Rail-to-rail output | Swings within 15 mV of V+ and 2–15 mV of V– into 2 kΩ, maximizing dynamic range in low-voltage systems. |
| Ultra-low 0.1–10 Hz noise | 1.5 μVP-P enables direct digitization of microvolt-level thermocouple outputs without additional filtering. |
| High CMRR/PSRR | ≥125 dB over –40°C to +85°C ensures stable gain accuracy in unregulated or noisy supply environments. |
| Extended input common-mode range | V– to V+ – 1.3 V allows direct interfacing with bridge sensors biased at mid-supply or ground-referenced sources. |
Applications
| Thermocouple Amplifiers | Strain Gauge Amplifiers |
|---|---|
Use Scenario: Amplifying µV-level Seebeck voltages from K-type thermocouples across –200°C to +1350°C with cold-junction compensation. IC Role / Device Role / Timing Role: Primary front-end gain stage with DC-coupled, low-noise, zero-drift amplification and rejection of thermal EMF errors. Use Value: Eliminates need for manual offset nulling or periodic recalibration; enables <0.1°C measurement stability over hours. | Use Scenario: Conditioning mV-level differential outputs from 350 Ω Wheatstone bridges in load cells and pressure transducers. IC Role / Device Role / Timing Role: Instrumentation-grade differential amplifier with matched input pairs and high open-loop gain (140 dB). Use Value: Maintains bridge linearity and temperature stability without external trim resistors or chopper modulation artifacts. |
| Medical Instrumentation | High Resolution Data Acquisition |
Use Scenario: Biopotential signal conditioning (ECG, EEG) requiring DC-coupled, ultra-low-noise, and high CMRR front ends. IC Role / Device Role / Timing Role: First-stage amplifier for analog front-end (AFE) with rail-to-rail output driving SAR ADC reference buffers. Use Value: Supports baseline wander correction and eliminates AC coupling capacitors that degrade low-frequency fidelity. | Use Scenario: Multi-channel, 24-bit sigma-delta ADC driver in portable test equipment and environmental monitoring systems. IC Role / Device Role / Timing Role: Quad-channel buffer and gain stage preceding programmable-gain instrumentation amplifiers or ADC inputs. Use Value: Enables simultaneous sampling of four independent sensors with matched gain, offset, and drift characteristics. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar zero-drift op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC2052HVIGN#PBF | Supports ±5 V operation and wider supply range (up to ±5.5 V); otherwise identical pinout, specs, and package. | Required for bipolar sensor interfaces needing true dual-supply headroom beyond 5 V total. | Select when operating with ±5 V rails or requiring guaranteed performance at VS = ±5.5 V. |
| AD8628ARUZ-REEL | Single 5 V supply only; 2.5 MHz GBW; 1.5 μVP-P noise; 16-lead TSSOP package (pin-compatible with GN but different pin mapping). | Not quad-channel; requires four separate devices for equivalent channel count; lacks V– pin for dual-supply use. | Choose for cost-sensitive, single-channel designs where quad integration is unnecessary and dual-supply operation is excluded. |
Compared with LTC2052HVIGN#PBF, the LTC2052IGN#PBF trades ±5 V support for lower cost and qualification at 3 V/5 V only; versus AD8628ARUZ-REEL, it delivers integrated quad functionality with matched performance and dual-supply flexibility-critical for compact, multi-sensor industrial modules.
Availability
LTC2052IGN#PBF is available at Aetrix Electronics and suitable for thermocouple amplifiers, strain gauge signal conditioners, medical instrumentation front-ends, and high-resolution data acquisition systems requiring stable component supply across industrial temperature ranges.
Supply support for LTC2052IGN#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains full technical and manufacturing continuity for the LTC portfolio.
The LTC2052IGN#PBF belongs to Linear's precision zero-drift op amp family, engineered specifically for DC-accurate, low-noise, multi-channel signal conditioning in industrial, medical, and test equipment where offset drift and 1/f noise must be eliminated.
FAQ
What is the maximum input offset voltage specification for the LTC2052IGN#PBF?
The LTC2052IGN#PBF has a maximum input offset voltage of ±3 μV over the full –40°C to +85°C operating temperature range. This value is guaranteed by design and testing per Linear Technology's characterization methodology, and represents worst-case deviation before autozero correction. Typical performance is ±0.5 μV at 25°C, enabling high-accuracy DC gain without trimming. The LTC2052IGN#PBF achieves this via continuous 7.5 kHz autozeroing, not laser trimming.
Does the LTC2052IGN#PBF support dual-supply operation?
Yes, the LTC2052IGN#PBF supports dual-supply operation from ±2.5 V up to ±5 V (total supply voltage ≤10 V), as confirmed in the Absolute Maximum Ratings table. It maintains full specifications-including CMRR >125 dB and rail-to-rail output swing-across this range. However, the standard LTC2052IGN#PBF variant is characterized for 3 V and 5 V single supplies or ±5 V dual supplies; for ±5.5 V operation, LTC2052HVIGN#PBF is required.
What is the input noise performance of the LTC2052IGN#PBF in the 0.1 Hz to 10 Hz band?
The LTC2052IGN#PBF delivers 1.5 μVP-P typical input-referred noise in the 0.1 Hz to 10 Hz band, as measured with RS = 100 Ω. This low 1/f noise enables high-fidelity amplification of slow-varying sensor signals such as thermocouples and strain gauges without introducing measurable baseline drift. The LTC2052IGN#PBF achieves this through correlated double sampling and chopper stabilization, with residual clock feedthrough <1 μVRMS at 7.5 kHz when source impedance is <10 kΩ.
Is the LTC2052IGN#PBF pin-compatible with other packages in the LTC2052 family?
No-the LTC2052IGN#PBF uses the 16-lead SSOP (GN) package with a unique 0.635 mm pitch and 16-pin layout. It is not pin-compatible with the 14-lead SO (S) or 16-lead wide-body packages. Pin mapping differs significantly: GN includes dedicated V– and NC pins, while S-package variants consolidate power connections differently. Always verify pinout against the GN-specific diagram in the LTC2052 datasheet before PCB layout. The LTC2052IGN#PBF requires its own footprint.
What is the guaranteed operating temperature range for the LTC2052IGN#PBF?
The LTC2052IGN#PBF is guaranteed to operate over the industrial temperature range of –40°C to +85°C. This is explicitly stated in the "Available Options" table and confirmed in Note 3 of the Electrical Characteristics section. All DC parameters-including offset voltage, drift, CMRR, and PSRR-are specified across this full range. The 'I' grade suffix (as in LTC2052IGN) denotes this –40°C to +85°C qualification, distinguishing it from 'C' (0°C to 70°C) and 'H' (–40°C to +125°C) variants. The LTC2052IGN#PBF meets these limits without derating.
LTC2052IGN#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Chopper (Zero-Drift)
- Number of Circuits:
- 4
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 2V/µs
- Gain Bandwidth Product:
- 3 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 90 pA
- Voltage - Input Offset:
- 1 µV
- Current - Supply:
- 1mA (x4 Channels)
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 2.7 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SSOP
LTC2052IGN#PBF FAQ
1.How can I place an order for LTC2052IGN#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2052IGN#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2052IGN#PBF reliable?
The price and inventory of LTC2052IGN#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2052IGN#PBF is usually 5 days.
3.What payment methods are accepted for LTC2052IGN#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2052IGN#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2052IGN#PBF?
LTC2052IGN#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2052IGN#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2052IGN#PBF?
For technical support, including LTC2052IGN#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2052IGN#PBF requirements.
6.How does Aetrix verify that LTC2052IGN#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2052IGN#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2052IGN#PBF meets industry standards.
7.What is the process for return or replacement of LTC2052IGN#PBF?
All LTC2052IGN#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2052IGN#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2052IGN#PBF part is unused and in its original packaging.
Return procedure for LTC2052IGN#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2052IGN#PBF Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
