Analog Devices Inc. LTC2055HVHDD#PBF
- Part No.:
- LTC2055HVHDD#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-WFDFN Exposed Pad
- Datasheet:
-
LTC2055HVHDD#PBF.pdf
- Description:
- IC OPAMP ZERO-DRIFT 2 CIRC 8DFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,437
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2055HVHDD#PBF from Analog Devices (formerly Linear Technology) is a dual, micropower, zero-drift operational amplifier in an 8-lead 3mm × 3mm DFN package, rated for –40°C to 125°C operation. It delivers 3μV max input offset voltage, 30nV/°C max drift, 130dB PSRR/CMRR, rail-to-rail output swing, and 500kHz gain-bandwidth - enabling precision DC-coupled sensing in high-reliability industrial and automotive systems.
For engineers reviewing the LTC2055HVHDD#PBF datasheet, LTC2055HVHDD#PBF pinout, LTC2055HVHDD#PBF application, or LTC2055HVHDD#PBF equivalent, key selection criteria include guaranteed high-voltage supply support (±5.5V), ultra-low drift over extended temperature, DFN thermal performance (θJA = 160°C/W), and dual-channel layout efficiency in space-constrained PCBs.
Technical Context
The LTC2055HVHDD#PBF employs auto-zeroing architecture with a 1kHz internal clock to continuously correct input offset and drift, achieving near-zero DC error across temperature and common-mode voltage. Its input stage supports rail-to-rail common-mode range (V– to V+ – 0.5V) and features picoampere-level input bias current (1pA typ at 25°C).
It operates from ±2.5V to ±5.5V supplies (11V total), delivering rail-to-rail output swing into 5kΩ loads and maintaining 140dB open-loop gain (typ) and 1.6μVP-P (0.01Hz–10Hz) noise - critical for low-frequency, high-resolution signal conditioning where DC accuracy dominates system error budget.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | ±2.7V to ±5.5V (11V total); enables direct interface with ±5V analog subsystems without level-shifting. |
| Input Offset Voltage (Max) | ±5μV over –40°C to 125°C; ensures <10μV total DC error in closed-loop configurations without trimming. |
| Offset Drift (Max) | ±0.05μV/°C; contributes <3μV error over full temp range - negligible vs. sensor or resistor drift. |
| PSRR / CMRR | 130dB (typ); rejects >3M:1 power supply ripple and common-mode interference in noisy environments. |
| Gain-Bandwidth Product | 500kHz; supports stable unity-gain buffering and closed-loop gains up to ~100 at 5kHz. |
| Supply Current (per amp) | 150μA (max); allows dual-channel precision amplification in battery-powered nodes with multi-year runtime. |
| Output Swing (RL = 5kΩ) | ±4.78V (min) on ±5V rails; delivers >95% of full-scale dynamic range for ADC interfacing. |
| Input Noise (0.01–10Hz) | 1.6μVP-P; preserves resolution in sub-Hz thermocouple or strain gauge measurements. |
Pinout & Package
Package: 8-lead plastic DFN (3mm × 3mm × 0.8mm), exposed pad internally connected to V–; θJA = 160°C/W with minimal PCB copper.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: OUT A | Amplifier A output | Drives external load or feedback network; rail-to-rail capable, sourced/sunk up to ±10mA. |
| 2: –IN A | Inverting input A | High-impedance node (1pA bias); connects to feedback resistor or sensor bridge leg. |
| 3: +IN A | Non-inverting input A | High-impedance node; accepts DC-coupled sensor signals up to V+ – 0.5V. |
| 4: V– | Negative supply rail | Reference for both amplifiers; exposed pad must be soldered to PCB ground plane for thermal/EMI control. |
| 5: V+ | Positive supply rail | Accepts up to +5.5V; PSRR ensures stability against supply ripple in shared power domains. |
| 6: OUT B | Amplifier B output | Independent output channel; enables dual-sensor conditioning or instrumentation amp front-end. |
| 7: –IN B | Inverting input B | Matches Pin 2 electrically; supports matched dual-channel topologies (e.g., difference amplifiers). |
| 8: +IN B | Non-inverting input B | Matches Pin 3 electrically; allows synchronous dual-signal acquisition with matched drift performance. |
Key Features
| Feature | Design Value |
|---|---|
| Zero-drift auto-zeroing | Eliminates manual calibration by correcting offset/drift in real time - essential for unattended field-deployed sensors. |
| Rail-to-rail output | Maximizes ADC utilization in single-supply systems; avoids clipping at signal extremes during transient events. |
| Extended temperature grade (–40°C to 125°C) | Validated for under-hood automotive, industrial motor drives, and outdoor infrastructure without derating. |
| Low 1.6μVP-P 0.01–10Hz noise | Enables 18-bit+ effective resolution in slow-sampling applications like weigh scales and medical diagnostics. |
| DFN thermal performance (θJA = 160°C/W) | Supports continuous operation at full spec in compact enclosures; reduces need for heatsinking or airflow. |
| 130dB PSRR/CMRR | Maintains accuracy in electrically noisy environments (e.g., motor controllers, PLC I/O modules) without external filtering. |
Applications
| Thermocouple Amplification | Strain Gauge Signal Conditioning |
|---|---|
Use Scenario: Amplifying microvolt-level Seebeck voltages from K-type thermocouples in furnace monitoring systems. IC Role / Device Role / Timing Role: Precision DC-coupled gain stage with cold-junction compensation interface; provides stable 100× gain and offset nulling. Use Value: Achieves ±0.5°C accuracy over –40°C to 125°C ambient without calibration, leveraging <3μV offset and <30nV/°C drift. | Use Scenario: Reading Wheatstone bridge outputs from load cells in industrial weighing platforms. IC Role / Device Role / Timing Role: Dual-channel instrumentation front-end; one amp buffers reference, the other amplifies differential bridge output. Use Value: Delivers <10ppm linearity error and <1μV/√Hz noise floor - enabling 1:100,000 dynamic range in 24-bit sigma-delta ADC systems. |
| High-Voltage Low-Side Current Sense | Battery Management System (BMS) Voltage Monitoring |
Use Scenario: Measuring discharge current in 48V telecom backup batteries using a 0.003Ω shunt resistor. IC Role / Device Role / Timing Role: Differential amplifier rejecting common-mode voltage up to –48V while amplifying mV-level sense voltage. Use Value: Supports ±5V supplies and rail-to-rail output to drive ADC directly; 130dB CMRR rejects bus noise, ensuring <0.1% current measurement error. | Use Scenario: Monitoring individual cell voltages in 12S Li-ion battery packs with ±5V isolation barriers. IC Role / Device Role / Timing Role: Dual op-amp implementing precision voltage follower and buffered reference divider for ADC input scaling. Use Value: 3μV offset and 30nV/°C drift ensure <1mV absolute cell voltage error across temperature - critical for state-of-charge estimation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar precision operational amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD8629ARZ | Single-channel, SOIC-8; 1μV max VOS, 0.005μV/°C drift, but only rated to 125°C (not HV supply) | Requires two devices for dual-channel use; lacks ±5.5V supply capability - unsuitable for high-voltage sensing. | Select when single-channel operation suffices and supply stays ≤5V; verify layout fits SOIC footprint. |
| LTC2055HVIDD#PBF | Same DFN package and pinout; lower supply rating (±5V max), 3μV VOS, but only specified to 85°C ambient | Not qualified for 125°C environments (e.g., engine control units); identical performance below 85°C. | Choose for cost-sensitive industrial designs operating strictly within 0°C–85°C ambient. |
Compared with AD8629ARZ and LTC2055HVIDD#PBF, the LTC2055HVHDD#PBF uniquely combines dual-channel operation, ±5.5V supply tolerance, and guaranteed 125°C performance - making it the only option for high-voltage, high-temperature, space-constrained dual-amplifier applications.
Availability
LTC2055HVHDD#PBF is available at Aetrix Electronics and suitable for high-reliability industrial automation, automotive powertrain monitoring, and precision test equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LTC2055HVHDD#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors.
The LTC2055HVHDD#PBF belongs to Linear's zero-drift op amp product line, engineered specifically for applications demanding uncompromised DC precision - including sensor interfaces, medical instrumentation, and industrial process control where offset and drift dominate system error.
FAQ
What is the maximum supply voltage for the LTC2055HVHDD#PBF?
The LTC2055HVHDD#PBF supports a total supply voltage of up to 12V, meaning it can operate with ±5.5V supplies (V+ = +5.5V, V– = –5.5V). This high-voltage capability distinguishes it from standard-grade versions like LTC2055IDD#PBF and enables direct interfacing with ±5V analog subsystems without external level-shifting circuitry. Absolute maximum rating is 12V between V+ and V– pins.
Does the LTC2055HVHDD#PBF require external capacitors for stability?
No, the LTC2055HVHDD#PBF is unity-gain stable and does not require external compensation capacitors. Its internal compensation ensures stable operation with capacitive loads up to 100pF and resistive feedback networks. However, a 0.1μF bypass capacitor between V+ and V– near the DFN package is strongly recommended to suppress high-frequency supply noise that could modulate the auto-zero clock feedthrough.
How does the auto-zeroing architecture affect noise performance in the LTC2055HVHDD#PBF?
The LTC2055HVHDD#PBF's auto-zeroing architecture achieves ultra-low 1.6μVP-P noise from 0.01Hz to 10Hz but introduces a 1kHz clock feedthrough component (<0.2μVRMS). This residue appears as a narrowband spike in the output spectrum and is input-referred - meaning it scales with closed-loop gain. For DC-critical applications, proper PCB layout (short traces, ground plane) and optional RC filtering at the output suppress its impact without degrading DC accuracy.
Can the LTC2055HVHDD#PBF drive ADC inputs directly?
Yes, the LTC2055HVHDD#PBF can directly drive SAR and sigma-delta ADC inputs due to its rail-to-rail output swing (±4.78V min on ±5V supplies), low output impedance (<1Ω), and 1.6μVP-P low-frequency noise. When paired with a 24-bit ADC, it preserves >110dB SNR in DC-coupled configurations. Ensure the ADC input capacitance is ≤100pF or add a small series resistor (10–50Ω) to isolate capacitive loading if needed.
What is the thermal resistance (θJA) of the LTC2055HVHDD#PBF in its DFN package?
The LTC2055HVHDD#PBF has a junction-to-ambient thermal resistance (θJA) of 160°C/W when mounted on a standard PCB with minimal copper area. This value assumes the exposed V– pad is soldered to an internal ground plane. Expanding the copper area beneath and around the DFN reduces θJA significantly - e.g., 25mm² of 2oz copper per layer lowers it to ~65°C/W - enabling higher continuous output current or operation in hotter ambient environments without derating.
LTC2055HVHDD#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Zero-Drift
- Number of Circuits:
- 2
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 0.5V/µs
- Gain Bandwidth Product:
- 500 kHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 3 pA
- Voltage - Input Offset:
- 0.5 µV
- Current - Supply:
- 150µA (x2 Channels)
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 2.7 V
- Voltage - Supply Span (Max):
- 11 V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-DFN (3x3)
LTC2055HVHDD#PBF FAQ
1.How can I place an order for LTC2055HVHDD#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2055HVHDD#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2055HVHDD#PBF reliable?
The price and inventory of LTC2055HVHDD#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2055HVHDD#PBF is usually 5 days.
3.What payment methods are accepted for LTC2055HVHDD#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2055HVHDD#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2055HVHDD#PBF?
LTC2055HVHDD#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2055HVHDD#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2055HVHDD#PBF?
For technical support, including LTC2055HVHDD#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2055HVHDD#PBF requirements.
6.How does Aetrix verify that LTC2055HVHDD#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2055HVHDD#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2055HVHDD#PBF meets industry standards.
7.What is the process for return or replacement of LTC2055HVHDD#PBF?
All LTC2055HVHDD#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2055HVHDD#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2055HVHDD#PBF part is unused and in its original packaging.
Return procedure for LTC2055HVHDD#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2055HVHDD#PBF Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

