My Inquiry
My Account
Analog Devices Inc. LTC2143CUP-14#TRPBF
- Part No.:
- LTC2143CUP-14#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 64-WFQFN Exposed Pad
- Datasheet:
-
LTC2143CUP-14#TRPBF.pdf
- Description:
- IC ADC 14BIT PIPELINED 64QFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,411
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2143CUP-14#TRPBF from Analog Devices (formerly Linear Technology) is a 14-bit, 80Msps dual-channel simultaneous-sampling analog-to-digital converter optimized for high-dynamic-range signal digitization in communications and instrumentation. It delivers 72.9dB SNR, 90dB SFDR, 750MHz full-power bandwidth, ±1LSB INL (typ), and operates from a single 1.8V supply with CMOS/DDR CMOS/DDR LVDS output options - enabling direct interface to FPGAs in portable medical imaging and multi-channel data acquisition systems.
For engineers reviewing the LTC2143CUP-14#TRPBF datasheet, LTC2143CUP-14#TRPBF pinout, LTC2143CUP-14#TRPBF application, or LTC2143CUP-14#TRPBF equivalent, this page provides verified specifications, package layout, real-world use cases, and validated alternative parts for design-in, BOM optimization, and supply continuity planning.
Technical Context
The LTC2143CUP-14#TRPBF implements two independent 14-bit ADC cores with synchronized sample-and-hold circuits, supporting true simultaneous sampling across both channels. Its ultralow 0.08psRMS jitter enables undersampling of IF signals up to 140MHz while maintaining 72.9dB SNR at 70MHz input.
Digital outputs are configurable as full-rate CMOS, DDR CMOS, or DDR LVDS; a separate OVDD rail (1.1–1.9V) sets CMOS swing, and on-chip termination supports 100Ω differential LVDS loads. Configuration is handled via a serial SPI port (CS/SCK/SDI/SDO) or parallel logic mode selected by PAR/SER pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit with no missing codes over temperature - guarantees monotonicity and full code coverage in precision measurement. |
| Sampling Rate | 80Msps - fixed maximum rate for LTC2143 variant; enables real-time capture of baseband and low-IF signals. |
| SNR | 72.9dBFS at 70MHz input - defines usable dynamic range for detecting small signals amid noise floor. |
| SFDR | 90dBc at 70MHz input - ensures spurious-free operation critical for spectral purity in SDR and radar. |
| Power Dissipation | 113mW total (57mW per channel) at 80Msps with CMOS outputs - enables thermally constrained portable designs. |
| Input Bandwidth | 750MHz full-power bandwidth - supports wideband analog inputs without external anti-alias filtering below Nyquist. |
| Supply Voltage | Single 1.8V analog (VDD) + 1.2–1.8V digital output (OVDD) - simplifies power architecture versus dual-supply ADCs. |
Pinout & Package
64-pin (9mm × 9mm) plastic QFN package with exposed thermal pad (Pin 65 = GND). Requires soldering of exposed pad to PCB ground plane for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (1,16,17,64) | Analog supply input | 1.7–1.9V rail powering ADC cores and reference; bypass with 0.1μF ceramic caps per group. |
| AIN1+/AIN1– (4,5) | Channel 1 differential analog input | Accepts 1–2VP-P input range; common-mode biased by VCM1 (Pin 2). |
| ENC+/ENC– (18,19) | Differential encode clock input | Starts conversion on rising/falling edges; supports single-ended mode when ENC– tied to GND. |
| PAR/SER (11) | Programming mode select | Ground = serial SPI control; VDD = parallel logic control - determines function of CS/SCK/SDI/SDO pins. |
| D1_0–D1_13 / D2_0–D2_13 (25–32,45–58, etc.) | Dual-channel parallel data outputs | Configurable as CMOS (full/DDR) or DDR LVDS; output format set via SPI register or parallel mode. |
| OVDD (42) | Digital output supply | 1.1–1.9V rail setting CMOS voltage swing or enabling LVDS current mode (3.5mA/1.75mA). |
| SENSE (63) | Reference programming input | Selects input range: VDD → ±1V, GND → ±0.5V, external 0.625–1.3V → ±0.8×VSENSE. |
Key Features
| Feature | Design Value |
|---|---|
| Simultaneous sampling dual ADC | Eliminates inter-channel skew for coherent I/Q or phased-array applications - no external synchronization required. |
| Optional clock duty cycle stabilizer | Enables full-speed operation with non-50% duty cycle clocks - relaxes clock generator requirements in FPGA-based systems. |
| Data output randomizer | Reduces deterministic pattern noise and EMI peaks in DDR CMOS/LVDS outputs - improves EMC compliance. |
| Low-power shutdown & nap modes | 1mW sleep and 16mW nap power states - extends battery life in portable medical and field-deployable instruments. |
| Internal 1.25V reference with ±25ppm/°C drift | Enables stable DC accuracy without external reference components - reduces BOM count and board area. |
Applications
| Portable Medical Ultrasound | Multi-Channel Data Acquisition |
|---|---|
Use Scenario: Digitizing RF echo signals from phased-array transducers in handheld ultrasound devices. IC Role / Device Role / Timing Role: Dual-channel simultaneous sampling ADC capturing I/Q baseband data at 80Msps with <73dB SNR. Use Value: Enables real-time beamforming with sub-nanosecond channel matching and low thermal dissipation (<113mW) for battery-powered operation. |
Use Scenario: High-precision sensor monitoring in industrial PLCs with multiple analog inputs. IC Role / Device Role / Timing Role: Two synchronized 14-bit channels acquiring voltage/current/temperature signals with ±1LSB INL. Use Value: Eliminates time-skew errors between channels, ensuring accurate phase correlation for motor control and power quality analysis. |
| Software Defined Radio (SDR) | Nondestructive Testing (NDT) |
Use Scenario: Direct IF sampling in compact SDR receivers operating at 70MHz center frequency. IC Role / Device Role / Timing Role: 80Msps dual ADC with 90dB SFDR and 750MHz bandwidth undersampling 70MHz IF. Use Value: Replaces mixer+filter+ADC chain with single chip, reducing size, cost, and image-rejection complexity. |
Use Scenario: Capturing high-fidelity ultrasonic A-scan waveforms from piezoelectric transducers in pipeline inspection tools. IC Role / Device Role / Timing Role: Simultaneous sampling of transmit/receive paths with 72.9dB SNR for defect resolution down to 1mm. Use Value: Preserves signal integrity across wide bandwidth (DC–750MHz), enabling precise time-of-flight measurements and flaw sizing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel 14-bit ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9257BCPZ-80 | 80Msps, 14-bit, single-channel; JESD204B output; 1.8V supply; 105mW typical power | Requires two devices for dual-channel operation; higher interface complexity but better scalability in dense FPGA designs | Choose when JESD204B serialization and system-level lane sharing outweigh dual-core integration benefits |
| LTC2144CUP-14#TRPBF | 105Msps sampling rate; identical pinout, package, and feature set; 149mW power at full speed | Direct drop-in upgrade path for higher throughput where timing margin allows increased sample rate | Choose when existing layout supports 105Msps and application requires improved Nyquist zone coverage or FFT resolution |
Compared with AD9257BCPZ-80 and LTC2144CUP-14#TRPBF, the LTC2143CUP-14#TRPBF offers lowest power (113mW) and guaranteed simultaneous sampling in a single IC - making it optimal for thermally constrained, space-limited dual-channel systems where 80Msps suffices.
Availability
LTC2143CUP-14#TRPBF is available at Aetrix Electronics and suitable for portable medical imaging, multi-channel data acquisition, and software-defined radio applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for LTC2143CUP-14#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2143CUP-14#TRPBF belongs to ADI's high-speed precision ADC product line, designed specifically for demanding communications and instrumentation applications requiring simultaneous sampling, low power, and exceptional AC performance.
FAQ
What is the maximum sampling rate supported by the LTC2143CUP-14#TRPBF?
The LTC2143CUP-14#TRPBF is rated for a maximum sampling rate of 80Msps - the lowest speed grade in the LTC2143/2144/2145 family. This is a fixed specification confirmed in the datasheet's ordering table and timing characteristics section, and applies across all output modes (CMOS, DDR CMOS, DDR LVDS) and temperature ranges (0°C to 70°C).
Does the LTC2143CUP-14#TRPBF support simultaneous sampling across both channels?
Yes, the LTC2143CUP-14#TRPBF features true simultaneous sampling using two independent sample-and-hold circuits and matched ADC cores. This is explicitly stated in the device description and confirmed by the "Two-Channel Simultaneously Sampling ADC" feature bullet - ensuring zero inter-channel skew critical for I/Q demodulation and phased-array systems.
What output interface options does the LTC2143CUP-14#TRPBF provide?
The LTC2143CUP-14#TRPBF supports three digital output configurations: full-rate CMOS, double-data-rate (DDR) CMOS, and DDR LVDS. Output mode is selected via SPI register or parallel logic (controlled by PAR/SER pin), and OVDD voltage determines CMOS swing or LVDS current mode - enabling flexible FPGA or ASIC interfacing.
What is the operating temperature range for the LTC2143CUP-14#TRPBF?
The LTC2143CUP-14#TRPBF is specified for an operating temperature range of 0°C to 70°C, as indicated by the "C" grade suffix in the part number and confirmed in the Order Information table. This commercial-grade rating applies to all electrical and timing specifications unless otherwise noted as "l" (over full temperature range).
How is the analog input range configured on the LTC2143CUP-14#TRPBF?
The analog input range of the LTC2143CUP-14#TRPBF is set via the SENSE pin (Pin 63): tying to VDD selects ±1V, to GND selects ±0.5V, and applying 0.625–1.3V selects ±0.8×VSENSE. This is a hardware-configured range (not register-controlled), and the datasheet confirms 1–2VP-P differential input range under these conditions.
LTC2143CUP-14#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 64-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 80M
- Number of Inputs:
- 2
- Input Type:
- Differential
- Data Interface:
- LVDS - Parallel, Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 2
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 1.7V ~ 1.9V
- Voltage - Supply, Digital:
- 1.7V ~ 1.9V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 64-QFN (9x9)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2143CUP-14#TRPBF FAQ
1.How can I place an order for LTC2143CUP-14#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2143CUP-14#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2143CUP-14#TRPBF reliable?
The price and inventory of LTC2143CUP-14#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2143CUP-14#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC2143CUP-14#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2143CUP-14#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2143CUP-14#TRPBF?
LTC2143CUP-14#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2143CUP-14#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2143CUP-14#TRPBF?
For technical support, including LTC2143CUP-14#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2143CUP-14#TRPBF requirements.
6.How does Aetrix verify that LTC2143CUP-14#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC2143CUP-14#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2143CUP-14#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC2143CUP-14#TRPBF?
All LTC2143CUP-14#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2143CUP-14#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2143CUP-14#TRPBF part is unused and in its original packaging.
Return procedure for LTC2143CUP-14#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2143CUP-14#TRPBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
