My Inquiry
My Account
Analog Devices Inc. LTC2143IUP-14#PBF
- Part No.:
- LTC2143IUP-14#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 64-WFQFN Exposed Pad
- Datasheet:
-
LTC2143IUP-14#PBF.pdf
- Description:
- IC ADC 14BIT PIPELINED 64QFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,139
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2143IUP-14#PBF from Analog Devices (formerly Linear Technology) is a 14-bit, dual-channel, simultaneous-sampling analog-to-digital converter optimized for 80Msps operation in demanding wideband signal acquisition systems. It delivers 72.9dB SNR and 90dB SFDR at 70MHz input, operates from a single 1.8V supply, supports CMOS/DDR CMOS/DDR LVDS outputs, and features 750MHz full-power bandwidth with ultralow 0.10psRMS jitter-enabling high-fidelity undersampling in portable medical imaging and multi-channel data acquisition.
For engineers reviewing the LTC2143IUP-14#PBF datasheet, LTC2143IUP-14#PBF pinout, LTC2143IUP-14#PBF application, or LTC2143IUP-14#PBF equivalent, this page provides verified specifications, validated pin functions, temperature-rated package details, real-world use cases, and confirmed alternative options for precision dual ADC selection in industrial and communications systems.
Technical Context
The LTC2143IUP-14#PBF implements two independent 14-bit SAR-based ADC cores with synchronized sample-and-hold circuits, supporting true simultaneous sampling across both channels. Its internal reference architecture allows ±1V, ±0.5V, or programmable ±0.8×VSENSE input ranges, while the ENC+/ENC– differential clock interface accepts sine, PECL, LVDS, TTL, or CMOS inputs with optional duty cycle stabilization.
Digital output flexibility includes full-rate CMOS (1.2–1.8V swing), DDR CMOS, or DDR LVDS modes, with separate OVDD supply and on-chip 100Ω LVDS termination. Configuration is handled via a 4-wire SPI port (CS/SCK/SDI/SDO) or parallel mode using PAR/SER pin selection, enabling runtime reconfiguration of output format, randomizer, and power modes (Nap: 16mW, Sleep: 1mW).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit with no missing codes over –40°C to +85°C - guarantees monotonicity and full code coverage in industrial environments. |
| Sampling Rate | 80Msps - fixed maximum rate for LTC2143 variant, enabling deterministic timing in time-critical acquisition systems. |
| SNR @ 70MHz | 72.9dBFS - measured at –1dBFS input, directly enabling high dynamic range digitization of IF signals in SDR receivers. |
| SFDR @ 70MHz | 90dBFS - 2nd/3rd harmonic suppression supports clean spectral analysis in NDT and base station monitoring. |
| Total Power | 113mW at 80Msps (CMOS mode) - ultra-low power enables battery-operated portable medical ultrasound front-ends. |
| Input Bandwidth | 750MHz full-power - supports direct RF sampling up to UHF without external amplification or filtering. |
| Jitter | 0.10psRMS (differential encode) - enables accurate undersampling of 140MHz+ signals with minimal aperture uncertainty. |
Pinout & Package
64-lead (9mm × 9mm) plastic QFN package with exposed thermal pad (Pin 65 = GND), rated for –40°C to +85°C operation. Requires soldering of exposed pad to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (1,16,17,64) | Analog supply input | 1.7–1.9V rail powering ADC core and references; requires local 0.1μF ceramic bypass per group. |
| AIN1+/AIN1– (4,5) | Channel 1 differential analog input | Accepts 1–2VP-P differential signal; common-mode biased by VCM1 (Pin 2) at VDD/2. |
| ENC+/ENC– (18,19) | Differential encode clock input | Rising/falling edge-triggered sampling; ENC– tied to GND enables single-ended mode. |
| PAR/SER (11) | Programming mode select | Ground = serial SPI control; VDD = parallel logic control of output format and power modes. |
| D1_0–D1_13 / D2_0–D2_13 (45–48,50–58,25–32) | Dual-channel digital data outputs | Configurable as CMOS (full/DDR) or DDR LVDS; output voltage swing set by OVDD (Pin 42). |
| OVDD (42) | Digital output supply | 1.1–1.9V for CMOS; 1.7–1.9V for LVDS - decouples output driver noise from analog section. |
| SENSE (63) | Reference programming input | Selects input range: VDD → ±1V, GND → ±0.5V, external 0.625–1.3V → ±0.8×VSENSE. |
Key Features
| Feature | Design Value |
|---|---|
| Simultaneous dual-channel sampling | Eliminates inter-channel skew for coherent I/Q or phased-array acquisition without external synchronization. |
| Optional data output randomizer | Reduces deterministic spectral spurs caused by periodic digital switching, critical for spectral purity in spectrum analyzers. |
| Integrated clock duty cycle stabilizer | Enables full-speed operation with non-50% duty cycle clocks (e.g., from PLLs or crystal oscillators), simplifying clock tree design. |
| Three low-power operating modes | Nap (16mW), Sleep (1mW), and active - supports burst-mode acquisition in energy-constrained IoT sensor nodes. |
| Flexible reference configuration | Internal 1.25V reference or external SENSE-driven scaling allows precise gain matching across multi-board systems. |
Applications
| Portable Medical Imaging | Multi-Channel Data Acquisition |
|---|---|
Use Scenario: Real-time ultrasound beamforming in handheld echocardiography devices requiring compact, low-power digitization of multiple transducer channels. IC Role / Device Role / Timing Role: Dual-channel simultaneous ADC capturing I/Q echo return signals with sub-ns channel alignment for phase-coherent processing. Use Value: 72.9dB SNR and 750MHz bandwidth enable high-resolution B-mode imaging without analog gain staging; 113mW total power extends battery life. | Use Scenario: High-precision vibration monitoring in industrial predictive maintenance systems with 8+ analog sensor inputs. IC Role / Device Role / Timing Role: Paired LTC2143IUP-14#PBF units provide synchronized 14-bit sampling across 4 differential pairs for FFT-based spectral analysis. Use Value: Simultaneous sampling eliminates time-skew errors in cross-channel correlation; ±1LSB INL ensures calibrated amplitude accuracy across temperature. |
| Nondestructive Testing (NDT) | Software Defined Radios (SDR) |
Use Scenario: Pulsed eddy-current inspection of aircraft fuselage layers, where transient response fidelity determines defect depth resolution. IC Role / Device Role / Timing Role: Digitizing fast-rising pulse echoes with 0.10psRMS jitter to preserve rise-time integrity and time-of-flight accuracy. Use Value: 90dB SFDR suppresses harmonic artifacts from high-voltage pulser circuits, revealing subtle subsurface anomalies in FFT magnitude plots. | Use Scenario: Direct IF sampling in cognitive radio front-ends operating in 70–140MHz bands with adaptive bandwidth requirements. IC Role / Device Role / Timing Role: Dual ADC capturing adjacent 20MHz channels simultaneously for real-time spectrum sensing and interference mapping. Use Value: 80Msps rate with 750MHz bandwidth supports zero-IF or low-IF architectures; DDR LVDS outputs reduce FPGA pin count and EMI. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel 14-bit ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9253BCPZ-80 | 80Msps, 14-bit, dual ADC; 73.2dB SNR, 88dB SFDR; JESD204B output; 1.8V/3.3V supplies | Requires FPGA with JESD204B receiver; higher power (220mW); no internal reference | Choose when system uses JESD204B infrastructure and needs lower pin count vs parallel CMOS/LVDS. |
| LTC2144IUP-14#PBF | 105Msps version; identical pinout/package; 72.8dB SNR, 90dB SFDR; 149mW power | Same footprint and software interface; higher speed enables wider instantaneous bandwidth | Choose when application requires >80Msps sampling without redesigning PCB layout or firmware. |
Compared with AD9253BCPZ-80, LTC2143IUP-14#PBF offers simpler parallel/LVDS interfacing and integrated reference, while LTC2144IUP-14#PBF provides a drop-in speed upgrade within the same thermal and mechanical envelope.
Availability
LTC2143IUP-14#PBF is available at Aetrix Electronics and suitable for portable medical imaging, multi-channel data acquisition, nondestructive testing, and software defined radios requiring stable component supply across extended temperature ranges.
Supply support for LTC2143IUP-14#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2143IUP-14#PBF belongs to the LTC214x family of ultra-low-power, high-speed dual ADCs designed specifically for portable and power-sensitive wideband digitization applications where simultaneous sampling, low jitter, and flexible output interfaces are essential.
FAQ
What is the maximum sampling rate supported by the LTC2143IUP-14#PBF?
The LTC2143IUP-14#PBF is rated for a maximum sampling rate of 80Msps. This is the fixed top speed for the LTC2143 variant within the LTC214x family, distinct from the 105Msps LTC2144 and 125Msps LTC2145. Operation above 80Msps is not guaranteed and may violate AC performance specifications including SNR and SFDR.
Does the LTC2143IUP-14#PBF support differential analog inputs?
Yes, the LTC2143IUP-14#PBF supports fully differential analog inputs on both channels (AIN1+/AIN1– and AIN2+/AIN2–). The device specifies ±1LSB integral linearity error and ±0.3LSB differential linearity error over temperature with differential drive, and includes dedicated VCM1 and VCM2 pins to bias input common-mode voltage at VDD/2.
Can the LTC2143IUP-14#PBF operate with an external reference voltage?
Yes, the LTC2143IUP-14#PBF supports external reference configuration via the SENSE pin (Pin 63). Applying a voltage between 0.625V and 1.3V to SENSE selects an input range of ±0.8×VSENSE, allowing precise scaling for custom sensor interfaces. Internal reference (1.25V) is used when SENSE is tied to VDD (±1V range) or GND (±0.5V range).
What digital output formats does the LTC2143IUP-14#PBF support?
The LTC2143IUP-14#PBF supports three digital output formats: full-rate CMOS, double-data-rate (DDR) CMOS, and DDR LVDS. Output mode is selected via the PAR/SER pin and SPI register settings. CMOS outputs support 1.2–1.8V swing (set by OVDD), while DDR LVDS includes on-chip 100Ω termination and operates at 1.7–1.9V OVDD.
How does the power consumption of the LTC2143IUP-14#PBF compare across operating modes?
The LTC2143IUP-14#PBF consumes 113mW total in active CMOS mode at 80Msps, 16mW in Nap mode, and 1mW in Sleep mode. LVDS mode increases power to 178–272mW depending on current mode (1.75mA or 3.5mA). Power reduction is achieved without sacrificing ADC core readiness-Nap mode retains register state and allows sub-microsecond wake-up.
LTC2143IUP-14#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 64-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 80M
- Number of Inputs:
- 2
- Input Type:
- Differential
- Data Interface:
- LVDS - Parallel, Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 2
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 1.7V ~ 1.9V
- Voltage - Supply, Digital:
- 1.7V ~ 1.9V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 64-QFN (9x9)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2143IUP-14#PBF FAQ
1.How can I place an order for LTC2143IUP-14#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2143IUP-14#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2143IUP-14#PBF reliable?
The price and inventory of LTC2143IUP-14#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2143IUP-14#PBF is usually 5 days.
3.What payment methods are accepted for LTC2143IUP-14#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2143IUP-14#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2143IUP-14#PBF?
LTC2143IUP-14#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2143IUP-14#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2143IUP-14#PBF?
For technical support, including LTC2143IUP-14#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2143IUP-14#PBF requirements.
6.How does Aetrix verify that LTC2143IUP-14#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2143IUP-14#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2143IUP-14#PBF meets industry standards.
7.What is the process for return or replacement of LTC2143IUP-14#PBF?
All LTC2143IUP-14#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2143IUP-14#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2143IUP-14#PBF part is unused and in its original packaging.
Return procedure for LTC2143IUP-14#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2143IUP-14#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
