Analog Devices Inc. LTC2163CUK#PBF
- Part No.:
- LTC2163CUK#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
LTC2163CUK#PBF.pdf
- Description:
- IC ADC 16BIT PIPELINED 48QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,965
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2163CUK#PBF from Analog Devices (formerly Linear Technology) is a 16-bit, 80Msps low-power analog-to-digital converter optimized for high-dynamic-range signal digitization in communications and instrumentation systems. It delivers 76.9dB SNR, 90dB SFDR, and ultralow 0.09psRMS jitter at full speed, enabling high-fidelity undersampling of IF signals up to 140MHz with ±2LSB INL and no missing codes over 0°C to 70°C.
For engineers reviewing the LTC2163CUK#PBF datasheet, LTC2163CUK#PBF pinout, LTC2163CUK#PBF application, or LTC2163CUK#PBF equivalent, this page provides verified specifications, QFN-48 pin functions, CMOS/LVDS output configuration options, clock interface flexibility (differential/single-ended ENC±), and real-world use cases in software-defined radio and portable medical imaging.
Technical Context
The LTC2163CUK#PBF implements a fully differential sample-and-hold front-end with 550MHz full-power bandwidth and supports internal or external reference modes via SENSE and VREF pins. Its digital interface offers three configurable output formats: full-rate CMOS, double-data-rate CMOS, or DDR LVDS - each with independent OVDD supply control (1.1V–1.8V).
Configuration is handled via a 3-wire SPI port (CS/SCK/SDI/SDO) or parallel mode using PAR/SER selection, enabling runtime adjustment of clock duty cycle stabilization, data randomization, nap/sleep modes, and input range (1VP-P to 2VP-P). The ENC± inputs accept PECL, LVDS, TTL, or CMOS clock sources without external level-shifting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit, guaranteed no missing codes across temperature |
| Sampling Rate | 80Msps maximum - enables direct digitization of wideband IF signals up to 140MHz |
| SNR @ 70MHz | 76.9dBFS - preserves signal fidelity in demanding RF receiver chains |
| SFDR @ 70MHz | 90dBFS - suppresses harmonics and spurs critical for multi-tone communication standards |
| Power Dissipation | 108mW typical at 80Msps with LVDS outputs - supports thermally constrained portable designs |
| Analog Supply | Single 1.8V (1.7V–1.9V) VDD - simplifies power architecture vs dual-supply ADCs |
| Input Bandwidth | 550MHz full-power - accommodates wideband antenna or mixer outputs without external filtering |
Pinout & Package
48-lead (7mm × 7mm) plastic QFN package with exposed thermal pad (Pin 49 = GND). Requires soldering of exposed pad to PCB ground plane for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCM (1) | Common-mode bias output | Nominally VDD/2; used to set AIN+/AIN– common-mode voltage - bypass with 0.1µF to GND |
| AIN+ / AIN– (2,3) | Differential analog input | High-Z, 550MHz BW inputs accepting 1–2VP-P differential signals; require matched layout |
| ENC+ / ENC– (15,16) | Differential encode clock input | Rising/falling edge-triggered sampling; ENC– tied to GND enables single-ended mode |
| PAR/SER (9) | Programming mode select | Ground = SPI mode; VDD = parallel mode - must be hard-wired, not logic-driven |
| D0–D15 (21–24,36–37,39–40) | Data output terminals | Configurable as full-rate CMOS, DDR CMOS, or DDR LVDS - pin grouping varies by mode |
| OVDD (32) | Digital output supply | Independent 1.1–1.8V rail - sets CMOS swing or LVDS current mode (1.75mA/3.5mA) |
Key Features
| Feature | Design Value |
|---|---|
| Ultralow jitter (0.09psRMS) | Enables clean undersampling of 70–140MHz IF signals without added phase noise degradation |
| Optional clock duty cycle stabilizer | Maintains >76dB SNR even with 30%–70% clock duty cycles - eliminates need for external DCXO |
| Configurable output format | Runtime-selectable CMOS/LVDS reduces system-level interface complexity and EMI risk |
| Serial SPI + parallel programming | Allows factory calibration via SPI and real-time mode switching via GPIO-style parallel control |
| Low-power nap/sleep modes | Reduces power to 10mW (nap) or 1mW (sleep) - extends battery life in portable instrumentation |
Applications
| Software Defined Radio (SDR) | Portable Ultrasound Imaging |
|---|---|
|
Use Scenario: Digitizing 70MHz IF output from quadrature downconverter in handheld SDR transceiver. IC Role / Device Role / Timing Role: High-linearity 16-bit ADC capturing complex baseband I/Q data at 80Msps with minimal harmonic distortion. Use Value: 90dB SFDR ensures adjacent-channel interference rejection meets 3GPP LTE ACLR requirements without additional analog filtering. |
Use Scenario: Sampling echo return signals from piezoelectric transducers in battery-powered ultrasound probe. IC Role / Device Role / Timing Role: Low-jitter, low-power ADC acquiring 10–15MHz wideband RF echoes with 76.9dB SNR for B-mode image reconstruction. Use Value: 108mW power budget and nap mode enable >4 hours continuous scanning on single Li-ion cell. |
| Multichannel Data Acquisition | Nondestructive Testing (NDT) |
|
Use Scenario: Simultaneous digitization of 8 sensor channels in industrial vibration monitor with FPGA-based FFT engine. IC Role / Device Role / Timing Role: Synchronized 16-bit sampling across multiple LTC2163CUK#PBF units using shared ENC± clock and CLKOUT± feedback. Use Value: Matched INL (±2LSB) and gain error (±1.5%FS) ensure <0.1% channel-to-channel amplitude mismatch in post-processing. |
Use Scenario: Capturing pulsed echo waveforms from eddy-current or ultrasonic flaw detectors operating at 1–10MHz. IC Role / Device Role / Timing Role: High-SFDR ADC resolving microsecond-scale time-of-flight differences between defect reflections. Use Value: 550MHz input bandwidth preserves fast rise-time pulse edges critical for mm-level defect localization accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9268BCPZ-80 | 16-bit, 80Msps, 1.8V supply, but requires external reference and has higher 195mW power draw | Lacks integrated clock duty cycle stabilizer and data randomizer; less suited for noisy clock environments | Preferred when legacy ADI ecosystem integration or JESD204B interface is required |
| ADS54J60IRGC | 16-bit, 900Msps max, but only 72dB SNR at 80Msps and consumes 1.2W - significantly higher power | Over-specified speed increases cost and thermal load unnecessarily for 80Msps use cases | Consider only if future upgrade path to >200Msps sampling is mandated |
Compared with AD9268BCPZ-80 and ADS54J60IRGC, the LTC2163CUK#PBF delivers superior SNR/SFDR per milliwatt, built-in clock conditioning, and lower system-level BOM count due to integrated VREF and VCM - making it optimal for space- and power-constrained 80Msps applications.
Availability
LTC2163CUK#PBF is available at Aetrix Electronics and suitable for cellular base stations, portable medical imaging devices, and multichannel data acquisition systems requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LTC2163CUK#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its high-performance signal chain portfolio, emphasizing precision, speed, and power efficiency for demanding analog applications.
The LTC2163CUK#PBF belongs to Linear's ultra-low-jitter, low-power ADC family designed specifically for communications infrastructure, portable test equipment, and high-fidelity data acquisition where dynamic range and thermal constraints are critical.
FAQ
What is the maximum analog input frequency supported by the LTC2163CUK#PBF?
The LTC2163CUK#PBF features a 550MHz full-power analog input bandwidth, allowing it to accurately digitize signals up to 140MHz while maintaining 76.9dB SNR and 90dB SFDR. This makes the LTC2163CUK#PBF suitable for undersampling IF stages in SDR and radar receivers without requiring external anti-alias filtering beyond basic RF bandpassing.
Does the LTC2163CUK#PBF support both differential and single-ended clock inputs?
Yes, the LTC2163CUK#PBF supports both configurations: ENC+ and ENC– can be driven differentially (e.g., LVDS or PECL) or single-ended (with ENC– tied to GND and ENC+ driven by TTL/CMOS). The device maintains 0.09psRMS jitter and full 76.9dB SNR in either mode, as confirmed in the datasheet's timing and dynamic accuracy tables.
How does the LTC2163CUK#PBF manage power in portable applications?
The LTC2163CUK#PBF offers two low-power states: Nap mode draws just 10mW and Sleep mode draws only 1mW, both retaining register settings. At full 80Msps operation with DDR LVDS outputs, it consumes only 108mW - substantially lower than competing 16-bit ADCs. This efficiency directly extends battery life in ultrasound probes and handheld spectrum analyzers using the LTC2163CUK#PBF.
Can the LTC2163CUK#PBF operate with an external reference voltage?
Yes, the LTC2163CUK#PBF supports external reference mode via the SENSE pin (0.625V–1.3V), enabling precise system-level gain calibration and improved temperature stability vs internal reference. When using external reference, the VREF pin becomes high-impedance, and REFL/REFH pins serve as reference inputs - all validated in the "Internal Reference Characteristics" and "Analog Input" sections of the datasheet.
What digital output interfaces does the LTC2163CUK#PBF support?
The LTC2163CUK#PBF supports three digital output configurations: full-rate CMOS, double-data-rate CMOS, and double-data-rate LVDS - selected via SPI or parallel mode. Each uses separate OVDD (1.1V–1.8V) for CMOS or programmable 1.75mA/3.5mA current for LVDS, allowing optimization for noise, power, and routing density in the host FPGA or ASIC design.
LTC2163CUK#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 48-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 80M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- LVDS - Parallel, Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 1.7V ~ 1.9V
- Voltage - Supply, Digital:
- 1.7V ~ 1.9V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 48-QFN (7x7)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2163CUK#PBF FAQ
1.How can I place an order for LTC2163CUK#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2163CUK#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2163CUK#PBF reliable?
The price and inventory of LTC2163CUK#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2163CUK#PBF is usually 5 days.
3.What payment methods are accepted for LTC2163CUK#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2163CUK#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2163CUK#PBF?
LTC2163CUK#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2163CUK#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2163CUK#PBF?
For technical support, including LTC2163CUK#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2163CUK#PBF requirements.
6.How does Aetrix verify that LTC2163CUK#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2163CUK#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2163CUK#PBF meets industry standards.
7.What is the process for return or replacement of LTC2163CUK#PBF?
All LTC2163CUK#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2163CUK#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2163CUK#PBF part is unused and in its original packaging.
Return procedure for LTC2163CUK#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2163CUK#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

