Analog Devices Inc. LTC2165IUK#PBF
- Part No.:
- LTC2165IUK#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
LTC2165IUK#PBF.pdf
- Description:
- IC ADC 16BIT PIPELINED 48QFN
- Quantity:
- Payment:

- Shipping:

Inventory:160
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2165IUK#PBF from Analog Devices (formerly Linear Technology) is a 16-bit, 125Msps low-power analog-to-digital converter optimized for high-frequency undersampling in communications systems. It delivers 76.8dB SNR, 90dB SFDR, and ultralow 0.07psRMS aperture jitter, enabling clean digitization of IF signals up to 140MHz with 550MHz full-power bandwidth. Its single 1.8V supply, selectable CMOS/LVDS outputs, and –40°C to +85°C industrial temperature range make it suitable for cellular base stations and portable medical imaging.
For engineers reviewing the LTC2165IUK#PBF datasheet, LTC2165IUK#PBF pinout, LTC2165IUK#PBF application, or LTC2165IUK#PBF equivalent, key selection criteria include its 125Msps sampling rate, differential input support, SPI-configurable output modes, and thermal performance across extended temperature operation.
Technical Context
The LTC2165IUK#PBF employs a high-linearity pipeline ADC architecture with integrated sample-and-hold and on-chip reference buffers. Its 550MHz full-power bandwidth supports wideband RF/IF signal acquisition, while the optional clock duty cycle stabilizer maintains AC performance across non-50% clock inputs.
Digital interface flexibility includes full-rate CMOS, DDR CMOS, or DDR LVDS outputs-each configurable via SPI or parallel control pins. The device supports both internal and external reference modes, with VREF output at 1.25V ±1.2% and SENSE pin programmability for gain scaling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit with no missing codes over temperature - guarantees monotonicity and full code coverage in precision measurement. |
| Sampling Rate | 125Msps - enables direct digitization of wideband IF signals up to 140MHz without aliasing in undersampling architectures. |
| SNR @ 70MHz | 76.8dBFS - provides >12.5 effective bits for high-fidelity signal capture in demanding comms applications. |
| SFDR @ 70MHz | 90dBFS - suppresses spurious content sufficiently for multi-carrier LTE/WCDMA base station receivers. |
| Aperture Jitter | 0.07psRMS - limits noise floor degradation when undersampling GHz-range carriers. |
| Power Dissipation | 194mW @ 125Msps - achieves high dynamic performance with sub-200mW consumption, critical for dense multichannel systems. |
| Input Range | Selectable 1VP-P to 2VP-P differential - simplifies front-end driver design and improves SNR headroom. |
Pinout & Package
48-lead (7mm × 7mm) plastic QFN package with exposed thermal pad (Pin 49 = GND). Requires soldering of exposed pad to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCM (1) | Analog common-mode bias output | Nominally VDD/2; used to bias AIN+/AIN– inputs - eliminates need for external common-mode generation circuitry. |
| AIN+ / AIN– (2,3) | Differential analog input terminals | Accept 1–2VP-P differential signals; high CMRR (80dB) rejects noise in RF front ends. |
| ENC+ / ENC– (15,16) | Differential encode clock inputs | Support PECL/LVDS/TTL/CMOS clocks; falling edge on ENC– triggers conversion in differential mode. |
| PAR/SER (9) | Programming mode select | Ground = serial SPI interface; VDD = parallel logic control - determines whether CS/SCK/SDI/SDO operate as serial bus or discrete function pins. |
| D0–D15 (21–24,36–40) | Data output terminals | Configurable as full-rate CMOS, DDR CMOS, or DDR LVDS - enables system-level I/O voltage and timing compatibility. |
| VREF (45) | Internal reference output | 1.25V ±1.2% buffered reference - usable as precision source for external circuitry or ADC calibration. |
Key Features
| Feature | Design Value |
|---|---|
| Optional clock duty cycle stabilizer | Maintains full AC performance (SNR/SFDR) even with 30%–70% clock duty cycles - relaxes clock generator requirements in compact RF designs. |
| Shutdown and Nap modes | Reduces power to 1mW (Sleep) or 10mW (Nap) - enables rapid power cycling in battery-powered or thermally constrained instruments. |
| Serial SPI configuration port | Enables runtime reconfiguration of output format, randomizer, and clock options without hardware changes - supports adaptive signal chain tuning. |
| 550MHz full-power analog bandwidth | Preserves signal fidelity through Nyquist zone 2 and beyond - essential for direct IF sampling in SDR and radar front ends. |
| Separate OVDD supply for digital outputs | Allows independent 1.2V–1.8V output swing control - matches legacy FPGA I/O voltages or reduces EMI in mixed-signal PCBs. |
Applications
| Cellular Base Stations | Software Defined Radios |
|---|---|
Use Scenario: Digitizing 70MHz WCDMA/LTE IF signals in macrocell transceivers with minimal external filtering. IC Role / Device Role / Timing Role: High-speed ADC capturing dual-channel I/Q data at 125Msps with <0.1dB gain flatness across 550MHz bandwidth. Use Value: 90dB SFDR ensures adjacent channel leakage ratio (ACLR) compliance without complex digital correction. | Use Scenario: Reconfigurable RF front end in military/commercial SDR platforms supporting multiple waveforms and bands. IC Role / Device Role / Timing Role: Programmable ADC core with SPI-controlled output mode and clock stabilization - adapts to varying sample rate and interface requirements. Use Value: Single-part flexibility across 80–125Msps variants reduces BOM count and qualification overhead. |
| Portable Medical Imaging | Multichannel Data Acquisition |
Use Scenario: Ultrasound beamformer digitizing 10–20MHz echo signals in handheld diagnostic devices. IC Role / Device Role / Timing Role: Low-power 16-bit ADC delivering 76.8dB SNR at 125Msps with 194mW total dissipation - enables battery-operated real-time imaging. Use Value: Ultralow 0.07psRMS jitter preserves time-of-flight resolution critical for spatial accuracy. | Use Scenario: Simultaneous sampling of 16 sensor channels in industrial vibration monitoring systems. IC Role / Device Role / Timing Role: Precision ADC with ±2LSB INL and no missing codes - ensures traceable linearity across temperature for calibrated measurements. Use Value: Internal 1.25V reference and VCM output simplify analog front-end design and reduce component count. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9268BCPZ-125 | 16-bit, 125Msps; requires 3.3V AVDD + 1.8V DVDD; no integrated clock stabilizer; 77.5dB SNR @ 70MHz | Higher power (540mW), dual-channel, JESD204B output - suited for FPGA-based systems needing serialized data transport | Choose AD9268BCPZ-125 when JESD204B interface or dual-channel integration is required; avoid if single-supply simplicity or clock flexibility is prioritized. |
| ADS54J60IRGCT | 16-bit, 500Msps; 1.8V only; 75.5dB SNR @ 70MHz; integrated digital downconverter | Higher speed with DDC offloads FPGA processing; larger 64-pin QFN; 380mW typical power | Choose ADS54J60IRGCT for wideband spectrum analysis or real-time DDC applications; not suitable for cost- or power-sensitive 125Msps deployments. |
Compared with AD9268BCPZ-125 and ADS54J60IRGCT, the LTC2165IUK#PBF offers the lowest power per effective bit (194mW / 12.5 ENOB ≈ 15.5mW/bit), unique clock duty cycle stabilization, and single 1.8V supply - making it optimal for thermally constrained, high-density, or clock-flexible systems where JESD204B or ultra-high speed are unnecessary.
Availability
LTC2165IUK#PBF is available at Aetrix Electronics and suitable for cellular infrastructure, portable medical imaging, software-defined radio, and multichannel data acquisition requiring stable component supply across extended temperature ranges.
Supply support for LTC2165IUK#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its high-performance signal chain portfolio with rigorous automotive and industrial qualification standards.
The LTC2165IUK#PBF belongs to Linear's ultra-low-jitter, high-SFDR ADC family designed specifically for communications and instrumentation applications demanding wideband digitization without sacrificing power efficiency or thermal robustness.
FAQ
What is the operating temperature range of the LTC2165IUK#PBF?
The LTC2165IUK#PBF is rated for industrial operation from –40°C to +85°C. This extended range is confirmed in the Absolute Maximum Ratings table and applies across all specified DC and dynamic performance parameters, including INL, SNR, and SFDR. The device uses internal thermal compensation to maintain stability within this envelope, making it suitable for outdoor base stations and portable field equipment where ambient conditions vary widely.
Does the LTC2165IUK#PBF support both differential and single-ended clock inputs?
Yes, the LTC2165IUK#PBF supports both configurations via ENC+ and ENC– pins. In differential mode, it accepts LVDS/PECL-level signals with 0.2V minimum differential swing; in single-ended mode, ENC– is tied to GND and ENC+ accepts TTL/CMOS-compatible 1.8V logic. The datasheet specifies distinct VIH/VIL thresholds and input capacitance (3.5pF) for each mode, and timing parameters (tL, tH) are guaranteed under both configurations.
Can the LTC2165IUK#PBF be used with an external reference?
Yes, the LTC2165IUK#PBF supports external reference operation via the SENSE pin (Pin 46), which accepts 0.625V–1.3V inputs to scale the internal reference. When enabled, the device disables its internal 1.25V VREF output and uses the external voltage to set full-scale range - allowing precise gain matching in multichannel systems or improved noise performance with low-noise external references.
What output interface modes does the LTC2165IUK#PBF support?
The LTC2165IUK#PBF supports three digital output modes: full-rate CMOS, double-data-rate (DDR) CMOS, and DDR LVDS. Mode selection is controlled via PAR/SER pin state and SPI register settings. CMOS outputs support 1.2V–1.8V OVDD; LVDS outputs provide 100Ω on-chip termination and 247–454mV differential swing. All modes maintain identical pipeline latency (6–6.5 cycles) and timing skew specifications.
Is the LTC2165IUK#PBF pin-compatible with other members of the LTC216x family?
Yes, the LTC2165IUK#PBF shares identical 48-lead QFN packaging, pinout, and footprint with LTC2164IUK#PBF (105Msps) and LTC2163IUK#PBF (80Msps). All three variants use the same VCM, AIN+, AIN–, ENC+, ENC–, and digital I/O pin assignments. This allows drop-in speed scalability in existing PCB layouts - only clock frequency and power supply decoupling may require minor optimization for higher-speed operation.
LTC2165IUK#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 48-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 125M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- LVDS - Parallel, Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 1.7V ~ 1.9V
- Voltage - Supply, Digital:
- 1.7V ~ 1.9V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 48-QFN (7x7)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2165IUK#PBF FAQ
1.How can I place an order for LTC2165IUK#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2165IUK#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2165IUK#PBF reliable?
The price and inventory of LTC2165IUK#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2165IUK#PBF is usually 5 days.
3.What payment methods are accepted for LTC2165IUK#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2165IUK#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2165IUK#PBF?
LTC2165IUK#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2165IUK#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2165IUK#PBF?
For technical support, including LTC2165IUK#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2165IUK#PBF requirements.
6.How does Aetrix verify that LTC2165IUK#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2165IUK#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2165IUK#PBF meets industry standards.
7.What is the process for return or replacement of LTC2165IUK#PBF?
All LTC2165IUK#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2165IUK#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2165IUK#PBF part is unused and in its original packaging.
Return procedure for LTC2165IUK#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2165IUK#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

