My Inquiry
My Account
Analog Devices Inc. LTC2170IUKG-12#PBF
- Part No.:
- LTC2170IUKG-12#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 52-WFQFN Exposed Pad
- Datasheet:
-
LTC2170IUKG-12#PBF.pdf
- Description:
- IC ADC 12BIT PIPELINED 52QFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,371
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2170IUKG-12#PBF from Analog Devices (formerly Linear Technology) is a 12-bit, quad-channel, simultaneous-sampling analog-to-digital converter optimized for high-frequency communications signal digitization at 25Msps. It delivers 71dB SNR, 90dB SFDR, and ultralow 0.15psRMS jitter, enabling undersampling of IF signals up to 140MHz in software-defined radios and portable medical imaging systems.
For engineers reviewing the LTC2170IUKG-12#PBF datasheet, LTC2170IUKG-12#PBF pinout, LTC2170IUKG-12#PBF application, or LTC2170IUKG-12#PBF equivalent, key selection criteria include its 25Msps sampling rate, 800MHz full-power bandwidth, serial LVDS output interface with 1-/2-lane mode support, and –40°C to +85°C industrial temperature grade.
Technical Context
The LTC2170IUKG-12#PBF implements four independent 12-bit ADC cores with a shared sample-and-hold stage per channel, supporting true simultaneous sampling across all four channels. Its internal clock duty cycle stabilizer maintains performance over wide input duty cycles, and it accepts differential or single-ended encode inputs (PECL/LVDS/TTL/CMOS).
Digital outputs use configurable serial LVDS drivers with selectable 1.75mA or 3.5mA current modes and optional on-chip 100Ω termination. The device integrates internal reference buffers (VCM12/VCM34), supports external reference via SENSE pin, and features SPI-configurable modes including shutdown and nap states for dynamic power management.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit with no missing codes over temperature - guarantees monotonicity and full code coverage in precision measurement applications. |
| Sampling Rate | 25Msps maximum - defines real-time bandwidth for baseband and IF digitization in multichannel data acquisition. |
| SNR / SFDR | 71dB SNR and 90dB SFDR at 70MHz input - enables high-fidelity signal reconstruction in cellular base station receivers. |
| Input Bandwidth | 800MHz full-power bandwidth - supports direct sampling of UHF and L-band RF signals without external amplification. |
| Power Dissipation | 160mW total at 25Msps (1-Lane, 1.75mA mode) - reduces thermal load and simplifies PCB cooling in dense embedded systems. |
| Jitter | 0.15psRMS aperture jitter - minimizes noise floor degradation when undersampling >100MHz IF signals. |
| Supply Voltage | Single 1.8V analog (VDD) and digital (OVDD) supply - eliminates need for multiple rail generation in low-voltage systems. |
Pinout & Package
52-pin (7mm × 8mm) plastic QFN package with exposed thermal pad (Pin 53 = GND). Requires soldering of exposed pad to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN1+ / AIN1– (Pins 1, 2) | Channel 1 differential analog input | Accepts 1VP-P to 2VP-P differential signal; common-mode bias provided by VCM12 (Pin 3). |
| ENC+ / ENC– (Pins 17, 18) | Differential encode clock input | Triggers simultaneous sampling on rising/falling edges; supports duty cycle stabilization for non-50% clocks. |
| OUT1A+/OUT1A– (Pins 39, 40) | LVDS serial data output (Lane A, Ch1) | Transmits serialized 12-/14-/16-bit samples; configurable 1.75mA or 3.5mA drive strength. |
| FR+/FR– (Pins 27, 28) | Frame clock output | Indicates start of new sample frame; timing aligned to DCO+/- with programmable delay (0.35–0.65×tSER). |
| SDO (Pin 46) | SPI readback output / LVDS termination control | In serial mode: open-drain data output requiring 2kΩ pull-up; in parallel mode: enables internal 100Ω LVDS terminations. |
Key Features
| Feature | Design Value |
|---|---|
| Quad simultaneous sampling | Enables phase-coherent multichannel acquisition for beamforming and I/Q demodulation without inter-channel skew. |
| Serial LVDS interface (1-/2-lane) | Reduces PCB trace count by >60% vs parallel LVDS; supports 12-/14-/16-bit serialization for firmware compatibility with 14-bit variants. |
| Internal VCM bias generators (VCM12/VCM34) | Eliminates external common-mode bias circuitry for differential input drivers, reducing BOM and layout complexity. |
| Configurable power modes | Nap mode (75mW) and shutdown mode (1mW) allow dynamic power scaling during idle periods in battery-powered SDR platforms. |
| External reference support (SENSE pin) | Accepts 0.625V–1.3V external reference for improved gain matching and system-level calibration traceability. |
Applications
| Software Defined Radio (SDR) | Portable Ultrasound Imaging |
|---|---|
|
Use Scenario: Digitizing dual-polarization RF receive paths in compact cognitive radio transceivers operating at 70–140MHz IF. IC Role / Device Role / Timing Role: Quad-channel simultaneous ADC providing phase-aligned I/Q data streams for real-time FFT and adaptive filtering. Use Value: 71dB SNR and 90dB SFDR preserve dynamic range for weak signal detection amid strong interferers; 0.15psRMS jitter ensures clean undersampling of 139MHz signals. |
Use Scenario: Acquiring echo return signals from phased-array transducers in handheld ultrasound devices with real-time B-mode rendering. IC Role / Device Role / Timing Role: Four-channel ADC capturing synchronized analog front-end outputs for beam synthesis and Doppler processing. Use Value: 800MHz input bandwidth supports wideband transducer operation; 160mW total power enables thermally constrained handheld form factors. |
| Multichannel Data Acquisition | Nondestructive Testing (NDT) |
|
Use Scenario: High-precision vibration monitoring across four mechanical sensors in predictive maintenance gateways. IC Role / Device Role / Timing Role: Simultaneous sampling ADC capturing time-coherent acceleration waveforms for spectral analysis and fault signature extraction. Use Value: ±0.3LSB INL and ±0.1LSB DNL ensure accurate amplitude fidelity; SPI configuration allows runtime gain/range adjustment per channel. |
Use Scenario: Pulse-echo ultrasonic inspection of composite aircraft structures using multi-element transducer arrays. IC Role / Device Role / Timing Role: Low-jitter ADC digitizing high-frequency return echoes (up to 140MHz) for time-of-flight and attenuation mapping. Use Value: 0.15psRMS jitter minimizes timing uncertainty in nanosecond-scale echo localization; 25Msps rate captures full bandwidth of broadband transducers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-channel, 12-bit ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC2171IUKG-12#PBF | 40Msps sampling rate, 198mW power at full speed - higher throughput but increased power and thermal demand. | Better suited for wider instantaneous bandwidth requirements (e.g., 4G LTE uplink capture) where 25Msps is insufficient. | Select when system requires >25Msps while retaining identical pinout, LVDS interface, and feature set. |
| AD9286BCPZ-25 | 80Msps, 10-bit resolution, JESD204B interface - higher speed but lower resolution and different serial interface protocol. | Applicable where high-speed streaming to FPGA via JESD204B is preferred over LVDS, and 10-bit ENOB suffices. | Choose for FPGA-based systems with JESD204B PHY support and where 10-bit resolution meets SNR requirements. |
Compared with LTC2170IUKG-12#PBF, LTC2171IUKG-12#PBF offers 60% higher sampling rate at modest power increase, while AD9286BCPZ-25 trades resolution and interface compatibility for raw speed and modern serializer integration - neither is pin-compatible, but both address adjacent points in the multichannel ADC design space.
Availability
LTC2170IUKG-12#PBF is available at Aetrix Electronics and suitable for software defined radios, portable medical imaging systems, and multichannel data acquisition requiring stable component supply across industrial temperature ranges.
Supply support for LTC2170IUKG-12#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing ICs for precision instrumentation and communications infrastructure.
The LTC2170IUKG-12#PBF belongs to the LTC217x family of ultra-low-jitter quad ADCs designed specifically for demanding communications and medical imaging applications requiring simultaneous sampling, wide analog bandwidth, and low power.
FAQ
What is the maximum sampling frequency supported by the LTC2170IUKG-12#PBF?
The LTC2170IUKG-12#PBF supports a maximum sampling frequency of 25Msps. This is the speed grade defining the LTC2170 variant within the LTC217x family - distinct from the 40Msps LTC2171-12 and 65Msps LTC2172-12. Performance specifications such as SNR, SFDR, and power consumption are guaranteed at this rate under specified conditions (e.g., 1.8V supplies, 2-lane LVDS mode).
Does the LTC2170IUKG-12#PBF support external voltage reference operation?
Yes, the LTC2170IUKG-12#PBF supports external reference operation via the SENSE pin (Pin 35). When an external reference voltage between 0.625V and 1.300V is applied to SENSE, the device uses it to set the ADC full-scale range. This enables improved gain matching (±0.2%FS) and system-level calibration traceability compared to internal reference mode.
What LVDS serialization modes does the LTC2170IUKG-12#PBF support?
The LTC2170IUKG-12#PBF supports both 1-lane and 2-lane LVDS serialization, with each lane transmitting either 1 or 2 bits per clock cycle. It also supports 12-bit, 14-bit, and 16-bit data formats - the latter two include DX/DY overhead bits for software compatibility with 14-bit family members. Mode selection is controlled via CS and SCK pins in parallel programming mode.
How is the LTC2170IUKG-12#PBF's temperature grade indicated in the part number?
The "I" in LTC2170IUKG-12#PBF denotes the industrial temperature grade, specifying operation from –40°C to +85°C. This is confirmed in the Order Information table, where LTC2170IUKG-12#PBF is explicitly listed with "–40°C to 85°C" temperature range. The "C" grade (e.g., LTC2170CUKG-12#PBF) indicates 0°C to 70°C commercial operation.
Can the LTC2170IUKG-12#PBF be used with single-ended encode clock inputs?
Yes, the LTC2170IUKG-12#PBF supports single-ended encode clock operation: tie ENC– (Pin 18) to GND and drive ENC+ (Pin 17) with a 0–3.6V logic signal (e.g., 1.8V square wave). Input thresholds are VIH = 1.2V and VIL = 0.6V at VDD = 1.8V. Differential mode remains recommended for lowest jitter, but single-ended operation is fully characterized and supported.
LTC2170IUKG-12#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 52-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 25M
- Number of Inputs:
- 4
- Input Type:
- Differential
- Data Interface:
- LVDS - Serial
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 4
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 1.7V ~ 1.9V
- Voltage - Supply, Digital:
- 1.7V ~ 1.9V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 52-QFN (7x8)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2170IUKG-12#PBF FAQ
1.How can I place an order for LTC2170IUKG-12#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2170IUKG-12#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2170IUKG-12#PBF reliable?
The price and inventory of LTC2170IUKG-12#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2170IUKG-12#PBF is usually 5 days.
3.What payment methods are accepted for LTC2170IUKG-12#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2170IUKG-12#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2170IUKG-12#PBF?
LTC2170IUKG-12#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2170IUKG-12#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2170IUKG-12#PBF?
For technical support, including LTC2170IUKG-12#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2170IUKG-12#PBF requirements.
6.How does Aetrix verify that LTC2170IUKG-12#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2170IUKG-12#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2170IUKG-12#PBF meets industry standards.
7.What is the process for return or replacement of LTC2170IUKG-12#PBF?
All LTC2170IUKG-12#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2170IUKG-12#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2170IUKG-12#PBF part is unused and in its original packaging.
Return procedure for LTC2170IUKG-12#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2170IUKG-12#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
