Analog Devices Inc. LTC2172CUKG-12#PBF
- Part No.:
- LTC2172CUKG-12#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 52-WFQFN Exposed Pad
- Datasheet:
-
LTC2172CUKG-12#PBF.pdf
- Description:
- IC ADC 12BIT PIPELINED 52QFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,574
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2172CUKG-12#PBF from Analog Devices (acquired Linear Technology) is a 12-bit, 65 Msps quad-channel simultaneous-sampling analog-to-digital converter optimized for high-frequency communications signal digitization. It delivers 71 dB SNR, 90 dB SFDR, and 0.15 psRMS aperture jitter at full speed, with 800 MHz full-power bandwidth and single 1.8 V supply operation - enabling undersampling of IF signals in cellular base stations and software-defined radios.
For engineers reviewing the LTC2172CUKG-12#PBF datasheet, LTC2172CUKG-12#PBF pinout, LTC2172CUKG-12#PBF application, or LTC2172CUKG-12#PBF equivalent, key selection considerations include its 4-channel synchronization capability, LVDS serial output flexibility (1-/2-lane), internal clock duty cycle stabilizer, and temperature-stable ±0.3 LSB INL over 0°C to 70°C.
Technical Context
The LTC2172CUKG-12#PBF implements four independent 12-bit ADC cores with shared sample-and-hold and internal reference circuitry, supporting differential analog inputs up to 2 VP-P across 800 MHz bandwidth. Its ultralow-jitter sampling architecture enables high-fidelity undersampling of RF/IF signals without external jitter-cleaning circuits.
Digital interface uses serial LVDS outputs per channel (OUT1A+/– through OUT4B+/–), configurable for 1-bit or 2-bit serialization with programmable output current (1.75 mA or 3.5 mA) and optional on-chip 100 Ω termination. Clock input accepts differential (ENC+/–) or single-ended drive, with an integrated duty cycle stabilizer ensuring performance across 2–100% duty cycles.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit with no missing codes - guarantees monotonicity and full code coverage across temperature. |
| Sampling Rate | 65 Msps - supports real-time digitization of wideband IF signals up to ~32.5 MHz Nyquist zone. |
| SNR / SFDR | 71 dB / 90 dB at 70 MHz input - enables high dynamic range reception in multi-carrier cellular systems. |
| Aperture Jitter | 0.15 psRMS - limits sampling uncertainty to <0.01° phase error at 100 MHz, critical for coherent MIMO processing. |
| Power Consumption | 306 mW total at 65 Msps, 2-lane mode - balances performance and thermal budget in dense RF front-ends. |
| Analog Supply | Single 1.8 V (1.7–1.9 V) - simplifies power delivery and reduces noise coupling vs. dual-supply ADCs. |
| Input Bandwidth | 800 MHz full-power - supports direct sampling of L-band and S-band signals without external amplification. |
Pinout & Package
Package: 52-lead (7 mm × 8 mm) plastic QFN (UKG), exposed pad (Pin 53) connected to GND and required to be soldered to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN1+ / AIN1– (Pins 1, 2) | Channel 1 differential analog input | Accepts 1–2 VP-P differential signal; common-mode bias provided by VCM12 (Pin 3). |
| ENC+ / ENC– (Pins 17, 18) | Differential encode clock input | Triggers conversion on both edges; internal duty cycle stabilizer maintains timing accuracy. |
| OUT1A+/– / OUT1B+/– (Pins 27–30) | Channel 1 LVDS serial data outputs | Configurable 1- or 2-lane mode; 100 Ω on-chip termination selectable via SDO pin. |
| VDD (Pins 15, 16, 51, 52) | Analog power supply | 1.7–1.9 V rail; requires local 0.1 µF ceramic bypassing per pin group for low-noise operation. |
| OVDD / OGND (Pins 34, 33) | Digital output driver supply/ground | Independent 1.8 V domain isolates LVDS output noise from sensitive analog sections. |
| CS / SCK / SDI (Pins 19–21) | Serial SPI configuration interface | Enables runtime control of serialization mode, output current, and power states (Nap/Sleep). |
Key Features
| Feature | Design Value |
|---|---|
| Quad simultaneous sampling | Maintains precise inter-channel phase alignment (<1 ps skew) for beamforming and I/Q channel matching. |
| Internal clock duty cycle stabilizer | Eliminates need for external clock conditioning circuitry, reducing BOM count and layout complexity. |
| Programmable LVDS serialization | Supports 1-lane (16-bit) or 2-lane (12/14-bit) modes - adapts to FPGA I/O constraints without redesign. |
| Low-power Nap/Sleep modes | Reduces power to 75 mW (Nap) or 1 mW (Sleep) - enables rapid wake-up for burst-mode receivers. |
| On-chip 100 Ω LVDS termination | Removes need for external termination resistors, saving board space and improving signal integrity. |
Applications
| Cellular Base Station Receivers | Software Defined Radios (SDR) |
|---|---|
|
Use Scenario: Digitizing multiple 20–40 MHz LTE/NR carrier bands simultaneously in macrocell remote radio heads. IC Role / Device Role: Quad-channel ADC capturing I/Q pairs from quadrature downconverters with synchronized sampling. Use Value: 71 dB SNR and 90 dB SFDR enable detection of weak adjacent-channel signals in high-interference environments. |
Use Scenario: Reconfigurable wideband receiver front-end supporting multiple waveforms (FM, DMR, TETRA, 5G NR) in portable field units. IC Role / Device Role: High-speed digitizer interfacing directly to RF transceivers, feeding FPGA-based demodulation pipelines. Use Value: 800 MHz input bandwidth and 0.15 psRMS jitter allow direct sampling of UHF/VHF bands without image-reject filtering. |
| Portable Medical Ultrasound | Multichannel Data Acquisition |
|
Use Scenario: Beamformed echo signal digitization in handheld ultrasound probes with 64+ element arrays. IC Role / Device Role: Simultaneous sampling of 4 receive channels per IC, enabling compact, low-power front-end modules. Use Value: Single 1.8 V supply and 306 mW total power reduce thermal load and battery drain in portable form factors. |
Use Scenario: High-precision vibration monitoring in industrial predictive maintenance systems using multi-sensor synchronized capture. IC Role / Device Role: Time-aligned acquisition of analog sensor outputs (accelerometers, strain gauges) across distributed nodes. Use Value: ±0.3 LSB INL and ±0.1 LSB DNL ensure accurate amplitude fidelity for FFT-based spectral analysis. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-channel, 12-bit ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9233-65EBZ | 65 Msps, 12-bit, single-channel; requires external clock jitter cleaner; 3.3 V digital I/O. | Not quad-synchronized; needs four devices + timing alignment circuitry for equivalent channel count. | Select when system already uses ADI's JESD204B ecosystem and channel count can be scaled via parallel ICs. |
| LTC2262CUK#PBF | 65 Msps, 12-bit, dual-channel; same UKG package but only two channels; lower power (220 mW). | Lacks simultaneous 4-channel capability; suitable for cost-sensitive dual-path designs. | Choose when only two synchronized channels are needed and footprint compatibility with LTC2172 is beneficial. |
Compared with AD9233-65EBZ and LTC2262CUK#PBF, the LTC2172CUKG-12#PBF uniquely integrates four synchronized ADCs with internal jitter reduction and LVDS serialization in one 7×8 mm QFN - eliminating inter-IC skew, reducing PCB area by >40%, and removing external clock conditioning components.
Availability
LTC2172CUKG-12#PBF is available at Aetrix Electronics and suitable for cellular infrastructure, software-defined radio development, and portable medical imaging requiring stable component supply and long-term production continuity.
Supply support for LTC2172CUKG-12#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving aerospace, communications, industrial, and healthcare markets.
The LTC2172CUKG-12#PBF belongs to ADI's high-speed precision ADC product line, designed specifically for demanding communications and instrumentation applications where simultaneous multi-channel sampling, low jitter, and low power are critical.
FAQ
What is the operating temperature range for the LTC2172CUKG-12#PBF?
The LTC2172CUKG-12#PBF is specified for commercial-grade operation from 0°C to 70°C. This is confirmed by the "C" grade suffix in the part number and the Order Information table, which lists LTC2172CUKG-12#PBF under the 0°C to 70°C temperature range column. The "I" grade variant (LTC2172IUKG-12#PBF) extends to –40°C to 85°C.
Does the LTC2172CUKG-12#PBF support external voltage reference operation?
Yes, the LTC2172CUKG-12#PBF supports both internal and external reference modes. When using an external reference, the SENSE pin (Pin 32) accepts 0.625 V to 1.300 V, and the REFH/REFL pins (Pins 6–9) are used to connect the external reference source. Gain matching is specified at ±0.2%FS and offset matching at ±3 mV in external reference mode.
How many LVDS data lanes does the LTC2172CUKG-12#PBF support per channel?
The LTC2172CUKG-12#PBF supports two LVDS serialization modes per channel: 1-lane (outputting one bit per clock edge) and 2-lane (outputting two bits per clock edge). Mode selection is controlled via the CS pin in parallel programming mode, and the device maintains full 12-bit resolution in both configurations.
What is the significance of the "UKG" package designation in LTC2172CUKG-12#PBF?
"UKG" denotes the 52-lead, 7 mm × 8 mm plastic QFN package with exposed thermal pad (Pin 53), as defined in Linear Technology's packaging nomenclature. This package provides low thermal resistance and compact footprint - essential for high-density RF front-end layouts where the LTC2172CUKG-12#PBF is commonly deployed.
Can the LTC2172CUKG-12#PBF operate with a single-ended encode clock input?
Yes, the LTC2172CUKG-12#PBF supports single-ended encode clock operation by tying ENC– (Pin 18) to GND and driving ENC+ (Pin 17) with a 1.8 V square wave or sine wave. The datasheet specifies VIH = 1.2 V and VIL = 0.6 V for this mode, and the internal duty cycle stabilizer remains active to maintain timing accuracy.
LTC2172CUKG-12#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 52-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 65M
- Number of Inputs:
- 4
- Input Type:
- Differential
- Data Interface:
- LVDS - Serial
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 4
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 1.7V ~ 1.9V
- Voltage - Supply, Digital:
- 1.7V ~ 1.9V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 52-QFN (7x8)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2172CUKG-12#PBF FAQ
1.How can I place an order for LTC2172CUKG-12#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2172CUKG-12#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2172CUKG-12#PBF reliable?
The price and inventory of LTC2172CUKG-12#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2172CUKG-12#PBF is usually 5 days.
3.What payment methods are accepted for LTC2172CUKG-12#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2172CUKG-12#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2172CUKG-12#PBF?
LTC2172CUKG-12#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2172CUKG-12#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2172CUKG-12#PBF?
For technical support, including LTC2172CUKG-12#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2172CUKG-12#PBF requirements.
6.How does Aetrix verify that LTC2172CUKG-12#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2172CUKG-12#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2172CUKG-12#PBF meets industry standards.
7.What is the process for return or replacement of LTC2172CUKG-12#PBF?
All LTC2172CUKG-12#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2172CUKG-12#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2172CUKG-12#PBF part is unused and in its original packaging.
Return procedure for LTC2172CUKG-12#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2172CUKG-12#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

