My Inquiry
My Account
Analog Devices Inc. LTC2173IUKG-14#PBF
- Part No.:
- LTC2173IUKG-14#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 52-WFQFN Exposed Pad
- Datasheet:
-
LTC2173IUKG-14#PBF.pdf
- Description:
- IC ADC 14BIT PIPELINED 52QFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,589
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2173IUKG-14#PBF from Analog Devices (formerly Linear Technology) is a 14-bit, 80Msps quad-channel simultaneous-sampling analog-to-digital converter optimized for high-dynamic-range signal digitization in communications and instrumentation. It delivers 72.9dB SNR at 70MHz input, 88dB SFDR, ultralow 0.15psRMS jitter, ±1LSB INL (typ), and operates from a single 1.8V supply with serial LVDS outputs.
For engineers reviewing the LTC2173IUKG-14#PBF datasheet, LTC2173IUKG-14#PBF pinout, LTC2173IUKG-14#PBF application, or LTC2173IUKG-14#PBF equivalent, this page provides verified specifications, thermal-grade packaging (–40°C to +85°C), QFN-52 pin mapping, low-power operation (376mW total), and real-world use cases in multichannel data acquisition and portable medical imaging.
Technical Context
The LTC2173IUKG-14#PBF implements four independent 14-bit ADC cores with shared sample-and-hold (800MHz full-power bandwidth) and integrated clock duty cycle stabilizer. It supports differential or single-ended encode inputs (ENC+/ENC–) and configurable LVDS serialization (1- or 2-lane per channel) with programmable output current (1.75mA/3.5mA) and optional on-chip 100Ω termination.
It features dual reference options-internal 1.25V VREF with ±25ppm/°C drift or external reference via SENSE pin (0.625V–1.3V)-enabling selectable input ranges (1VP-P to 2VP-P). The SPI-compatible serial port (CS/SCK/SDI/SDO) and parallel programming mode (via PAR/SER) allow flexible configuration of power modes (Nap: 85mW, Sleep: 1mW), output format, and analog front-end biasing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit with no missing codes over temperature - guarantees monotonicity and full code coverage in precision measurement systems. |
| Sampling Rate | 80Msps maximum - supports Nyquist sampling of signals up to 40MHz or undersampling of IF bands up to 140MHz with preserved SFDR. |
| SNR / SFDR | 72.9dB SNR and 88dB SFDR at 70MHz input - enables high-fidelity digitization of wideband RF and ultrasound signals. |
| Input Bandwidth | 800MHz full-power bandwidth - accommodates fast-rising transients and preserves harmonic content in pulse-based applications. |
| Power Consumption | 376mW total at 80Msps (2-lane, 1.75mA mode) - reduces thermal load and simplifies power delivery in dense multichannel PCB layouts. |
| Supply Voltage | Single 1.8V analog (VDD) and 1.8V output (OVDD) supplies - eliminates need for multiple rail regulators and eases compatibility with modern low-voltage FPGAs. |
| Operating Temp | –40°C to +85°C industrial grade - validated for deployment in base station remote radio units and portable diagnostic equipment. |
Pinout & Package
52-pin (7mm × 8mm) plastic QFN package with exposed thermal pad (Pin 53 = GND). Requires soldering of exposed pad to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN1+ / AIN1– AIN2+ / AIN2– AIN3+ / AIN3– AIN4+ / AIN4– |
Differential analog inputs (Ch 1–4) | Accept 1VP-P to 2VP-P differential signals; common-mode biased by VCM12/VCM34 pins - enables transformer- or amplifier-driven front ends without level-shifting. |
| ENC+ / ENC– | Differential encode clock inputs | Trigger conversion on rising/falling edges; support PECL/LVDS/TTL/CMOS; internal duty cycle stabilizer maintains performance across 2–100% duty cycles. |
| OUT1A+/– to OUT4B+/– | LVDS serialized data outputs | Two differential pairs per channel (2-lane mode); each pair carries time-multiplexed bits - reduces interface routing count by >60% vs parallel CMOS outputs. |
| FR+/–, DCO+/– | Frame and data clock outputs | Synchronize receiver capture timing; FR period equals two ENC periods in 2-lane mode - simplifies FPGA deserialization logic design. |
| PAR/SER, CS, SCK, SDI, SDO | Configuration interface | Select serial (SPI) or parallel programming mode; configure LVDS current, power modes, input range, and termination - enables factory or runtime reconfiguration without firmware update. |
| SENSE, VREF, REFH/REFL | Reference control and outputs | SENSE selects internal/external reference and input range; VREF = 1.25V ±2.5%; REFH/REFL set ADC full-scale - supports both ratiometric and absolute measurement topologies. |
Key Features
| Feature | Design Value |
|---|---|
| Quad simultaneous sampling | Enables true phase-coherent capture across four channels - critical for beamforming, I/Q demodulation, and time-of-flight measurements. |
| Ultralow 0.15psRMS aperture jitter | Preserves ENOB at high input frequencies (>70MHz); reduces noise floor degradation in undersampling architectures. |
| Configurable LVDS serialization | 1- or 2-lane per channel with programmable drive strength - balances PCB layer count, EMI, and FPGA pin utilization for system-level optimization. |
| Internal clock duty cycle stabilizer | Maintains <±0.5% duty cycle error over process/voltage/temperature - eliminates need for external clock conditioning circuitry. |
| Nap and Sleep power modes | 85mW Nap mode retains configuration and bias states; 1mW Sleep mode fully halts conversion - extends battery life in portable instruments. |
| Industrial temperature grade | –40°C to +85°C operation with guaranteed specs - ensures reliability in uncontrolled environments like field-deployed test equipment. |
Applications
| Cellular Base Stations | Portable Medical Imaging |
|---|---|
|
Use Scenario: Digitizing multi-carrier LTE/5G IF signals in remote radio heads with tight size and thermal constraints. IC Role / Device Role / Timing Role: Quad-channel ADC capturing synchronized I/Q data streams for digital predistortion and MIMO processing. Use Value: 88dB SFDR prevents intermodulation distortion between adjacent carriers; 376mW power enables fanless enclosure design. |
Use Scenario: Real-time ultrasound beamforming in handheld scanners requiring low-latency, high-SNR analog front-end digitization. IC Role / Device Role / Timing Role: Simultaneous sampling of four receive channels to preserve phase coherence across transducer elements. Use Value: 0.15psRMS jitter minimizes time-of-flight measurement error; 800MHz input bandwidth supports harmonic imaging up to 15MHz. |
| Multichannel Data Acquisition | Nondestructive Testing |
|
Use Scenario: High-precision vibration analysis in industrial condition monitoring systems with isolated sensor inputs. IC Role / Device Role / Timing Role: Four-channel synchronized digitization of accelerometer, microphone, and strain gauge outputs. Use Value: ±1LSB INL ensures accurate amplitude calibration across channels; SPI interface allows per-channel gain/offset correction. |
Use Scenario: Pulsed eddy-current testing of aircraft fuselage panels using broadband excitation and multi-receiver capture. IC Role / Device Role / Timing Role: Simultaneous sampling of reflected waveforms from four spatially distributed probes. Use Value: 72.9dB SNR resolves micro-defect signatures buried in noise; 80Msps rate captures transient reflections with <12.5ns time resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-channel, 14-bit ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9257BSTZ-80 | 80Msps, 14-bit, quad-channel; 73.3dB SNR @ 70MHz; requires 3.3V AVDD + 1.8V DVDD; parallel CMOS outputs only | Higher power (760mW), no LVDS serialization, no Nap mode - less suitable for space-constrained, low-EMI designs | Choose AD9257BSTZ-80 when interfacing directly to ASICs with wide parallel buses and higher supply voltage tolerance. |
| LTC2174IUKG-14#PBF | 105Msps version; identical pinout, package, and feature set; 73dB SNR @ 70MHz; 450mW total power | Higher sampling rate enables wider instantaneous bandwidth or improved oversampling ratio - trades power for speed | Choose LTC2174IUKG-14#PBF when system requires >80Msps capture without changing layout or firmware interface logic. |
Compared with AD9257BSTZ-80, the LTC2173IUKG-14#PBF offers lower power, LVDS serialization, and superior jitter performance; compared with LTC2174IUKG-14#PBF, it provides identical functionality at reduced speed and power - making it optimal for cost- and thermally sensitive 80Msps applications.
Availability
LTC2173IUKG-14#PBF is available at Aetrix Electronics and suitable for cellular infrastructure, portable medical imaging, and multichannel data acquisition systems requiring stable component supply, long-term lifecycle support, and guaranteed industrial temperature performance.
Supply support for LTC2173IUKG-14#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving aerospace, industrial, communications, and healthcare markets.
The LTC2173IUKG-14#PBF belongs to ADI's high-speed precision ADC product line, engineered for demanding communications and instrumentation applications where dynamic range, timing accuracy, and power efficiency are critical.
FAQ
What is the maximum sampling rate supported by the LTC2173IUKG-14#PBF?
The LTC2173IUKG-14#PBF supports a maximum sampling rate of 80Msps, as specified in its speed grade designation. This rate is guaranteed across the full industrial temperature range (–40°C to +85°C) and applies to all four channels operating simultaneously with no performance derating. Higher rates (e.g., 105Msps or 125Msps) require the pin-compatible LTC2174IUKG-14#PBF or LTC2175IUKG-14#PBF variants.
Does the LTC2173IUKG-14#PBF support external reference configuration?
Yes, the LTC2173IUKG-14#PBF supports external reference configuration via the SENSE pin. Applying a voltage between 0.625V and 1.3V to SENSE selects an input range of ±0.8 × VSENSE, enabling precise scaling for custom sensor interfaces. The device also provides internal 1.25V reference (VREF pin) with ±25ppm/°C drift and buffered VCM outputs for analog input biasing.
How does the LVDS serialization mode affect interface design for the LTC2173IUKG-14#PBF?
The LTC2173IUKG-14#PBF supports 1-lane or 2-lane LVDS serialization per channel, controlled via CS and SCK pins in parallel mode or SPI register. In 2-lane mode, each channel uses two differential pairs (e.g., OUT1A+/– and OUT1B+/–) carrying time-multiplexed bits, reducing FPGA pin count by half versus 1-lane mode. Both modes maintain identical timing relationships (FR/DCO) and support programmable 1.75mA/3.5mA output current.
What power-saving modes are available on the LTC2173IUKG-14#PBF?
The LTC2173IUKG-14#PBF offers three power states: Active (376mW at 80Msps), Nap (85mW), and Sleep (1mW). Nap mode retains configuration registers and analog biasing while disabling conversion; Sleep mode powers down all circuitry except the SPI interface. These modes are controlled via the serial port or parallel logic inputs (SDI, PAR/SER), enabling dynamic power management in battery-powered instruments.
Is the LTC2173IUKG-14#PBF pin-compatible with other devices in the LTC217x-14 family?
Yes, the LTC2173IUKG-14#PBF is fully pin-compatible with the LTC2174IUKG-14#PBF and LTC2175IUKG-14#PBF, sharing identical 52-pin QFN-7×8mm packaging, pin functions, and PCB footprint. This allows drop-in speed upgrades (to 105Msps or 125Msps) without layout changes, provided power delivery and thermal management accommodate the higher dissipation of faster variants.
LTC2173IUKG-14#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 52-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 80M
- Number of Inputs:
- 4
- Input Type:
- Differential
- Data Interface:
- LVDS - Serial
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 4
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 1.7V ~ 1.9V
- Voltage - Supply, Digital:
- 1.7V ~ 1.9V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 52-QFN (7x8)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2173IUKG-14#PBF FAQ
1.How can I place an order for LTC2173IUKG-14#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2173IUKG-14#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2173IUKG-14#PBF reliable?
The price and inventory of LTC2173IUKG-14#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2173IUKG-14#PBF is usually 5 days.
3.What payment methods are accepted for LTC2173IUKG-14#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2173IUKG-14#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2173IUKG-14#PBF?
LTC2173IUKG-14#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2173IUKG-14#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2173IUKG-14#PBF?
For technical support, including LTC2173IUKG-14#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2173IUKG-14#PBF requirements.
6.How does Aetrix verify that LTC2173IUKG-14#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2173IUKG-14#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2173IUKG-14#PBF meets industry standards.
7.What is the process for return or replacement of LTC2173IUKG-14#PBF?
All LTC2173IUKG-14#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2173IUKG-14#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2173IUKG-14#PBF part is unused and in its original packaging.
Return procedure for LTC2173IUKG-14#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2173IUKG-14#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
