My Inquiry
My Account
Analog Devices Inc. LTC2180CUP#PBF
- Part No.:
- LTC2180CUP#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 64-WFQFN Exposed Pad
- Datasheet:
-
LTC2180CUP#PBF.pdf
- Description:
- IC ADC 16BIT PIPELINED 64QFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,640
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2180CUP#PBF from Analog Devices (formerly Linear Technology) is a 16-bit, 25Msps dual-channel simultaneous-sampling analog-to-digital converter optimized for high-dynamic-range signal digitization in communications and instrumentation. It delivers 77dB SNR, 90dB SFDR, and ultralow 0.07psRMS jitter at 25Msps, operating from a single 1.8V supply with CMOS/DDR CMOS/DDR LVDS output options. It is used in portable medical imaging and multi-channel data acquisition systems requiring precise phase-matched sampling.
For engineers reviewing the LTC2180CUP#PBF datasheet, LTC2180CUP#PBF pinout, LTC2180CUP#PBF application, or LTC2180CUP#PBF equivalent, key selection criteria include its 25Msps sampling rate, dual-channel simultaneity, 77dB SNR at 70MHz input, 1.8V single-supply operation, and QFN-64 package compatibility with high-density RF/data acquisition layouts.
Technical Context
The LTC2180CUP#PBF implements two independent 16-bit SAR ADC cores with shared clocking and synchronized sample-and-hold circuits, enabling true simultaneous sampling across channels. Its 550MHz full-power bandwidth S/H supports undersampling of IF signals up to 140MHz while maintaining 77dB SNR performance.
Digital interface flexibility includes selectable full-rate CMOS, DDR CMOS, or DDR LVDS outputs with separate OVDD supply (1.2V–1.8V), and an SPI port for configuration of features including clock duty cycle stabilizer, data randomizer, and shutdown modes - all configurable without external logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit, no missing codes over temperature - guarantees monotonicity and full code coverage in precision measurement. |
| Sampling Rate | 25Msps - fixed maximum rate for LTC2180 variant; enables real-time capture of baseband and low-IF signals. |
| SNR | 77dB at 70MHz input, –1dBFS - defines usable dynamic range for high-fidelity signal reconstruction. |
| SFDR | 90dB at 70MHz input - determines spurious-free resolution for spectral purity-critical applications like SDR. |
| Power Dissipation | 78.3mW typical (sine input, CMOS mode) - enables battery-powered or thermally constrained portable designs. |
| Input Bandwidth | 550MHz full-power - supports direct sampling of wideband analog inputs without external amplification. |
| Jitter | 0.07psRMS (differential encode) - limits aperture uncertainty, critical for high-frequency undersampling accuracy. |
Pinout & Package
Package: 64-lead (9mm × 9mm) plastic QFN with exposed thermal pad (Pin 65 = GND). Requires soldering of exposed pad to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pins 1, 16, 17, 64) | Analog power supply | 1.7–1.9V supply; must be bypassed locally with 0.1µF ceramic capacitors for noise-sensitive ADC core stability. |
| AIN1+/AIN1– (Pins 4, 5) | Differential analog input, Channel 1 | Accepts 1–2VP-P differential signal; common-mode bias provided by VCM1 (Pin 2). |
| AIN2+/AIN2– (Pins 12, 13) | Differential analog input, Channel 2 | Phase-matched with Channel 1; enables coherent dual-channel acquisition for I/Q or beamforming. |
| ENC+/ENC– (Pins 18, 19) | Differential encode clock input | Conversion triggered on both edges; ENC– tied to GND enables single-ended mode. |
| PAR/SER (Pin 11) | Programming mode select | Ground = serial SPI control; VDD = parallel logic control - sets interface architecture early in design. |
| D1_0–D1_15 / D2_0–D2_15 (Pins 43–48, 50–58, 23–32) | Digital data outputs | Configurable as CMOS (single-ended) or DDR LVDS (differential); output swing set by OVDD (Pin 42). |
| CLKOUT+/CLKOUT– (Pins 40, 39) | Output clock pair | Provides synchronized clock for data capture; skew to data <0.6ns ensures timing margin in high-speed interfaces. |
Key Features
| Feature | Design Value |
|---|---|
| Simultaneous sampling dual-channel architecture | Eliminates inter-channel skew (<1ps), enabling coherent I/Q demodulation and time-of-flight measurements. |
| Optional clock duty cycle stabilizer | Compensates for non-50% clock duty cycles without external circuitry, preserving AC performance at full 25Msps rate. |
| Selectable 1–2VP-P input range | Matches varying sensor or amplifier output levels without external gain stages, reducing BOM and layout complexity. |
| Shutdown and Nap modes | Reduces power to 1mW (Sleep) or 10mW (Nap) - extends battery life in portable medical or field-deployed DAQ systems. |
| Internal reference with ±25ppm/°C drift | Enables stable DC accuracy over 0°C–70°C without external reference, simplifying calibration in embedded systems. |
Applications
| Portable Medical Imaging | Multi-Channel Data Acquisition |
|---|---|
Use Scenario: Ultrasound beamformer front-end capturing echo return signals from phased-array transducers. IC Role / Device Role / Timing Role: Dual-channel simultaneous sampling ADC digitizing I/Q channel pairs with matched gain/phase for real-time beam steering. Use Value: 77dB SNR and <1ps inter-channel skew preserve image contrast and spatial resolution at 25Msps frame rates. | Use Scenario: Industrial vibration monitoring system acquiring synchronized analog signals from multiple accelerometers. IC Role / Device Role / Timing Role: Simultaneous sampling of 2 analog channels per LTC2180CUP#PBF, supporting multi-sensor coherence analysis. Use Value: 550MHz input bandwidth captures harmonics up to 10th order; low 78mW power enables dense channel count in compact enclosures. |
| Nondestructive Testing | Software Defined Radios |
Use Scenario: Eddy-current or ultrasonic flaw detection instrument digitizing high-frequency return pulses. IC Role / Device Role / Timing Role: High-SFDR ADC capturing transient reflections with minimal harmonic distortion for defect signature identification. Use Value: 90dB SFDR suppresses 2nd/3rd harmonics, enabling reliable detection of small amplitude anomalies in noisy environments. | Use Scenario: Low-cost SDR receiver front-end digitizing 70MHz IF signals in amateur radio or spectrum monitoring equipment. IC Role / Device Role / Timing Role: Undersampling ADC converting IF directly to baseband with 0.07psRMS jitter limiting noise floor degradation. Use Value: Single 1.8V supply and DDR LVDS outputs simplify interface to FPGA-based digital downconverters while minimizing EMI. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel 16-bit ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9269-20EBZ | 20Msps, 16-bit, dual-channel; requires 3.3V AVDD + 1.8V DVDD; no internal reference; SPI-configurable but no duty cycle stabilizer. | Better suited for lower-power, lower-bandwidth systems where 5Msps margin is acceptable and external reference is preferred. | Choose AD9269-20EBZ when system-level power budget allows split supplies and higher board area for external reference/bypassing. |
| LTC2268-14 | 14-bit, 80Msps, single-channel; 1.8V supply; 74dB SNR at 70MHz; no simultaneous dual-channel capability. | Applicable only when channel count is reduced and resolution trade-off (14 vs 16-bit) is acceptable for cost or speed priority. | Choose LTC2268-14 only if single-channel operation suffices and higher sampling rate (80Msps) outweighs resolution loss and lack of channel matching. |
Compared with AD9269-20EBZ and LTC2268-14, the LTC2180CUP#PBF uniquely combines 16-bit resolution, true simultaneous dual-channel sampling, 25Msps rate, and single 1.8V supply - making it optimal for portable, phase-coherent, medium-bandwidth acquisition where power, size, and channel matching are jointly constrained.
Availability
LTC2180CUP#PBF is available at Aetrix Electronics and suitable for portable medical imaging, multi-channel data acquisition, and nondestructive testing requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for LTC2180CUP#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2180CUP#PBF belongs to the LTC218x family of dual-channel, low-power, high-SFDR ADCs designed specifically for demanding communications and instrumentation applications requiring simultaneous sampling and excellent dynamic range.
FAQ
What is the maximum sampling rate supported by the LTC2180CUP#PBF?
The LTC2180CUP#PBF is rated for a maximum sampling rate of 25Msps. This is the fixed top speed for the LTC2180 variant within the LTC218x family - distinct from the LTC2181 (40Msps) and LTC2182 (65Msps). Operation above 25Msps is not guaranteed and may violate AC specifications such as SNR and SFDR.
Does the LTC2180CUP#PBF support simultaneous sampling across both channels?
Yes, the LTC2180CUP#PBF implements true simultaneous sampling using matched sample-and-hold circuits for both channels. Inter-channel skew is less than 1ps, ensuring phase coherence required for I/Q demodulation, beamforming, and time-difference-of-arrival measurements - a defining feature of the LTC218x series.
What output interface options does the LTC2180CUP#PBF support?
The LTC2180CUP#PBF supports three digital output modes: full-rate CMOS, double-data-rate (DDR) CMOS, and DDR LVDS. Output voltage swing is set by OVDD (1.2V–1.8V for CMOS; 1.7V–1.9V for LVDS), and mode selection is controlled via the PAR/SER pin and SPI register settings.
Can the LTC2180CUP#PBF operate from a single 1.8V supply?
Yes, the LTC2180CUP#PBF operates from a single 1.8V analog supply (VDD) across its full temperature range (0°C to 70°C). The digital output supply (OVDD) may be independently set to 1.2V, 1.5V, or 1.8V depending on interface requirements - enabling flexible interfacing with diverse logic families without level shifters.
What is the purpose of the PAR/SER pin on the LTC2180CUP#PBF?
The PAR/SER pin on the LTC2180CUP#PBF selects between serial SPI programming (PAR/SER = GND) and parallel logic programming (PAR/SER = VDD). In serial mode, CS/SCK/SDI/SDO form a 4-wire SPI interface for full configuration. In parallel mode, those pins become direct control inputs for basic functions like output mode and duty cycle stabilizer enable.
LTC2180CUP#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 64-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 25M
- Number of Inputs:
- 2
- Input Type:
- Differential
- Data Interface:
- LVDS - Parallel, Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 2
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 1.7V ~ 1.9V
- Voltage - Supply, Digital:
- 1.7V ~ 1.9V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 64-QFN (9x9)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2180CUP#PBF FAQ
1.How can I place an order for LTC2180CUP#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2180CUP#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2180CUP#PBF reliable?
The price and inventory of LTC2180CUP#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2180CUP#PBF is usually 5 days.
3.What payment methods are accepted for LTC2180CUP#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2180CUP#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2180CUP#PBF?
LTC2180CUP#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2180CUP#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2180CUP#PBF?
For technical support, including LTC2180CUP#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2180CUP#PBF requirements.
6.How does Aetrix verify that LTC2180CUP#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2180CUP#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2180CUP#PBF meets industry standards.
7.What is the process for return or replacement of LTC2180CUP#PBF?
All LTC2180CUP#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2180CUP#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2180CUP#PBF part is unused and in its original packaging.
Return procedure for LTC2180CUP#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2180CUP#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
