Analog Devices Inc. LTC2229IUH#PBF
- Part No.:
- LTC2229IUH#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
LTC2229IUH#PBF.pdf
- Description:
- IC ADC 12BIT PIPELINED 32QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,106
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2229IUH#PBF from Analog Devices (formerly Linear Technology) is a 12-bit, 80Msps low-power pipelined analog-to-digital converter optimized for high-frequency signal digitization in demanding communications and imaging systems. It operates from a single 3V supply (2.7V–3.4V), delivers 70.6dB SNR at 70MHz input, 90dB SFDR, ±0.4LSB INL (typ), and features a 575MHz full-power bandwidth sample-and-hold with clock duty cycle stabilizer - enabling robust performance in ultrasound front-ends and broadband receivers.
For engineers reviewing the LTC2229IUH#PBF datasheet, LTC2229IUH#PBF pinout, LTC2229IUH#PBF application, or LTC2229IUH#PBF equivalent, key selection criteria include its 80Msps sampling rate, differential analog input support (±0.5V to ±1V range), flexible reference configuration via SENSE pin, low 211mW power consumption, and QFN-32 (5mm × 5mm) package with exposed thermal pad.
Technical Context
The LTC2229IUH#PBF implements a six-stage CMOS pipelined ADC architecture with digital correction logic, achieving 5-cycle pipeline latency and no missing codes across temperature. Its sample-and-hold uses matched 4pF sampling capacitors and supports both differential and single-ended analog inputs, with VCM pin providing a stable 1.5V common-mode bias.
It integrates a programmable internal reference (selectable ±0.5V or ±1V input range via SENSE pin), clock duty cycle stabilizer (enabling high AC performance over wide input clock duty cycles), and three low-power modes: normal, nap (15mW), and shutdown (2mW). Digital outputs are LVCMOS-compatible with separate OVDD (0.5V–3.6V) for logic-level flexibility.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit with guaranteed no missing codes - ensures monotonicity and accurate code mapping across full operating temperature range. |
| Sampling Rate | 80Msps maximum - supports Nyquist zones up to 40MHz baseband or undersampling of RF signals beyond 100MHz. |
| SNR @ 70MHz | 70.6dBFS - enables high-fidelity digitization of wideband signals in spectral analysis and wireless infrastructure. |
| SFDR @ 70MHz | 90dBc (2nd/3rd harmonic), 95dBc (4th+ harmonic) - critical for detecting weak signals adjacent to strong interferers in comms receivers. |
| Power Dissipation | 211mW at 80Msps - balances performance and thermal management in space-constrained portable instrumentation. |
| Input Bandwidth | 575MHz full-power - allows direct RF sampling of L-band and lower S-band signals without external IF filtering. |
| INL / DNL | ±0.4LSB / ±0.2LSB (typ) - minimizes harmonic distortion and preserves signal integrity in precision imaging applications. |
Pinout & Package
Package: 32-lead (5mm × 5mm) plastic QFN with exposed thermal pad (Pin 33 = GND), RoHS-compliant and lead-free (#PBF).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN+, AIN− | Differential analog input pair | Accepts ±0.5V to ±1V differential swing; requires 1.5V common-mode bias (VCM) for optimal linearity. |
| REFH, REFL | High/low reference terminals | Internally buffered; must be shorted in pairs and bypassed with 0.1µF + 2.2µF ceramics to ground for noise suppression. |
| CLK | Single-ended sampling clock input | Positive-edge triggered; supports duty cycle stabilizer when MODE pin configured - relaxes clock source requirements. |
| SHDN, OE | Shutdown and output enable control | Combination defines power state: SHDN=L/OE=L = active; SHDN=H/OE=L = nap mode (15mW); SHDN=H/OE=H = shutdown (2mW). |
| MODE | Output format & DCS enable | GND = offset binary + DCS off; 1/3VDD = offset binary + DCS on; 2/3VDD = 2's complement + DCS on; VDD = 2's complement + DCS off. |
| SENSE | Reference range programming | VDD = ±1V input range; VCM = ±0.5V range; external voltage (0.5–1V) sets ±VSENSE range - enables precise dynamic range tuning. |
| D0–D11 | Parallel digital outputs (MSB = D11) | LVCMOS-compatible; output voltage swing set by OVDD (0.5V–3.6V); high-impedance when OE = high. |
| VCM | 1.5V reference output & input bias | Provides stable common-mode level for external drivers; requires ≥2.2µF ceramic bypass to ground near pin. |
Key Features
| Feature | Design Value |
|---|---|
| Flexible input range selection | Configurable ±0.5V or ±1V differential input via SENSE pin - optimizes SNR/SFDR trade-off per application signal level. |
| Integrated clock duty cycle stabilizer | Enables full 80Msps performance with input clock duty cycles from 40% to 60% - reduces need for precision clock conditioning circuitry. |
| Low aperture jitter (0.2ps RMS) | Minimizes sampling-time uncertainty - preserves SNR at high input frequencies (e.g., >70MHz) where jitter-induced noise dominates. |
| Three power states | 211mW (active), 15mW (nap), 2mW (shutdown) - supports dynamic power scaling in battery-powered portable instrumentation. |
| Separate analog/digital output supplies | VDD (2.7–3.4V) for core; OVDD (0.5–3.6V) for outputs - simplifies interfacing to mixed-voltage FPGA or ASIC logic families. |
Applications
| Wireless Base Station Receiver | Medical Ultrasound Imaging |
|---|---|
Use Scenario: Digitizing IF signals from 70–140MHz band in LTE/FDD-TDD macrocell receivers. IC Role / Device Role / Timing Role: High-speed ADC capturing wide instantaneous bandwidth for digital predistortion and channel estimation. Use Value: 90dB SFDR prevents intermodulation masking of adjacent channels; 575MHz input bandwidth supports direct IF sampling without image-reject filters. |
Use Scenario: Beamforming front-end in portable ultrasound systems requiring real-time RF echo digitization. IC Role / Device Role / Timing Role: Low-latency 80Msps sampling of 5–15MHz transducer echoes with minimal harmonic distortion. Use Value: ±0.2LSB DNL (typ) preserves pulse fidelity for accurate time-of-flight calculation; 211mW power enables compact handheld form factor. |
| Portable Spectrum Analyzer | Test & Measurement Digitizer |
Use Scenario: Battery-operated handheld spectrum analyzer covering 10kHz–3GHz using harmonic mixing and IF digitization. IC Role / Device Role / Timing Role: Primary ADC for 20–40MHz IF stage, supporting real-time FFT processing and peak detection. Use Value: 70.6dB SNR ensures accurate amplitude measurement of weak signals; nap mode extends battery life during idle periods. |
Use Scenario: Modular PXI digitizer card for automated test equipment requiring high spurious-free dynamic range. IC Role / Device Role / Timing Role: Precision acquisition engine with deterministic 5-cycle latency and parallel LVCMOS output interface. Use Value: No missing codes and ±0.4LSB INL guarantee measurement repeatability across temperature; QFN-32 package enables dense multi-channel PCB layout. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC2249IUH#PBF | 14-bit resolution, same 80Msps rate, 73.5dB SNR, 92dB SFDR, higher power (285mW) | Better dynamic range for high-precision spectral analysis; less suitable for power-constrained portable designs | Select when 14-bit resolution and improved SFDR outweigh 34% higher power and cost. |
| AD9229BCPZ-80 | Analog Devices 12-bit, 80Msps ADC; 70.2dB SNR, 88dB SFDR, 230mW; different pinout and reference architecture | Requires external reference and separate clock buffer; lacks integrated duty cycle stabilizer and flexible SENSE-based range control | Choose if existing ADI ecosystem integration or specific JESD204B compatibility (in other variants) is required. |
Compared with LTC2229IUH#PBF, LTC2249IUH#PBF offers higher resolution at the cost of increased power and reduced thermal headroom, while AD9229BCPZ-80 provides comparable speed but demands more external support circuitry and lacks on-chip clock conditioning - making LTC2229IUH#PBF optimal for compact, self-contained high-performance digitizers.
Availability
LTC2229IUH#PBF is available at Aetrix Electronics and suitable for wireless infrastructure, medical ultrasound, portable instrumentation, and test & measurement applications requiring stable component supply, long-term obsolescence management, and consistent parametric performance across production lots.
Supply support for LTC2229IUH#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets with precision data conversion solutions.
The LTC2229IUH#PBF belongs to ADI's high-speed pipeline ADC product line, designed specifically for applications demanding wide input bandwidth, low power, and excellent AC performance in compact form factors - including portable medical devices and next-generation wireless infrastructure.
FAQ
What is the operating temperature range for the LTC2229IUH#PBF?
The LTC2229IUH#PBF is rated for industrial operation from –40°C to +85°C. This extended range is confirmed in the Absolute Maximum Ratings table and applies to all key specifications including SNR, SFDR, INL, and power dissipation - making it suitable for deployment in outdoor wireless base stations and ruggedized portable diagnostic equipment where ambient temperatures vary widely.
Does the LTC2229IUH#PBF require an external reference, or does it have an internal one?
The LTC2229IUH#PBF includes a fully integrated 1.5V bandgap reference and difference amplifier, eliminating the need for an external reference in most applications. The SENSE pin allows flexible configuration: tying SENSE to VCM selects ±0.5V input range, tying to VDD selects ±1V range, and applying an external voltage (0.5–1V) sets a custom range - all without external components.
How does the clock duty cycle stabilizer in the LTC2229IUH#PBF improve system design?
The clock duty cycle stabilizer in the LTC2229IUH#PBF relaxes input clock requirements by enabling full 80Msps performance with duty cycles from 40% to 60%. This eliminates the need for external duty cycle correction circuits - reducing bill-of-materials cost, board area, and jitter introduced by additional clock buffers - especially valuable in compact RF receiver modules where clock generation headroom is limited.
Can the LTC2229IUH#PBF interface directly with a 1.8V FPGA I/O bank?
Yes, the LTC2229IUH#PBF supports direct interfacing with 1.8V FPGA I/O banks via its independent OVDD supply pin (Pin 21). When OVDD = 1.8V, the digital outputs meet LVCMOS-18 specifications: VOH ≥ 1.79V and VOL ≤ 0.09V at 1.6mA load - ensuring reliable logic-level compatibility without level-shifting circuitry.
What is the purpose of the exposed thermal pad (Pin 33) on the LTC2229IUH#PBF QFN package?
The exposed thermal pad (Pin 33) on the LTC2229IUH#PBF QFN package is electrically connected to GND and serves as the primary thermal conduction path from the die to the PCB. It must be soldered to a solid GND copper plane with multiple thermal vias to maintain junction temperature below 125°C - critical for sustaining 211mW power dissipation and preventing parametric drift or reliability degradation during continuous 80Msps operation.
LTC2229IUH#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 32-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 80M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 2.7V ~ 3.4V
- Voltage - Supply, Digital:
- 2.7V ~ 3.4V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 32-QFN (5x5)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2229IUH#PBF FAQ
1.How can I place an order for LTC2229IUH#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2229IUH#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2229IUH#PBF reliable?
The price and inventory of LTC2229IUH#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2229IUH#PBF is usually 5 days.
3.What payment methods are accepted for LTC2229IUH#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2229IUH#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2229IUH#PBF?
LTC2229IUH#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2229IUH#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2229IUH#PBF?
For technical support, including LTC2229IUH#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2229IUH#PBF requirements.
6.How does Aetrix verify that LTC2229IUH#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2229IUH#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2229IUH#PBF meets industry standards.
7.What is the process for return or replacement of LTC2229IUH#PBF?
All LTC2229IUH#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2229IUH#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2229IUH#PBF part is unused and in its original packaging.
Return procedure for LTC2229IUH#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2229IUH#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
