My Inquiry
My Account
Analog Devices Inc. LTC2260CUJ-14#PBF
- Part No.:
- LTC2260CUJ-14#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
LTC2260CUJ-14#PBF.pdf
- Description:
- IC ADC 14BIT PIPELINED 40QFN
- Quantity:
- Payment:
- Shipping:
Inventory:103
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2260CUJ-14#PBF from Analog Devices (formerly Linear Technology) is a 14-bit, 105 Msps low-power analog-to-digital converter optimized for high-dynamic-range signal digitization in communications infrastructure. It delivers 73.4 dB SNR, 85 dB SFDR, and ultralow 0.17 psRMS aperture jitter at 105 Msps, with full-power bandwidth of 800 MHz and single 1.8 V supply operation. It serves as the core ADC in software-defined radio receivers and portable medical ultrasound front-ends.
For engineers reviewing the LTC2260CUJ-14#PBF datasheet, LTC2260CUJ-14#PBF pinout, LTC2260CUJ-14#PBF application, or LTC2260CUJ-14#PBF equivalent, key selection criteria include its 105 Msps sampling rate, DDR LVDS/CMOS output flexibility, 1.8 V analog supply compatibility, integrated clock duty cycle stabilizer, and support for 1–2 VP-P differential input range with external or internal reference.
Technical Context
The LTC2260CUJ-14#PBF implements a 14-bit pipelined ADC architecture with on-chip sample-and-hold, correction logic, and configurable digital output drivers. Its ENC+/ENC– differential clock interface accepts sine wave, PECL, LVDS, TTL, or CMOS inputs, and supports optional duty cycle stabilization for robust timing across wide input duty cycles.
Digital outputs are selectable among full-rate CMOS, double-data-rate (DDR) CMOS, or DDR LVDS modes, with OVDD programmable from 1.2 V to 1.9 V for CMOS or fixed 1.8 V for LVDS. The SPI port enables configuration of randomizer, nap/sleep modes, and output format - all while maintaining pipeline latency of 5.5 cycles in DDR modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit with no missing codes over temperature - guarantees monotonicity and full code coverage in precision measurement systems. |
| Sampling Rate | 105 Msps - enables Nyquist-sampled digitization of IF signals up to 52.5 MHz or undersampling of higher-frequency RF bands. |
| SNR @ 70 MHz | 73.4 dB - provides >12-bit effective resolution for demanding communication receiver applications. |
| SFDR @ 70 MHz | 85 dB - suppresses harmonics and spurs critical for multi-carrier cellular base station channel separation. |
| Aperture Jitter | 0.17 psRMS - limits sampling uncertainty, enabling clean undersampling of 140+ MHz IF signals without SNR degradation. |
| Power Dissipation | 106 mW at 105 Msps (sine input, CMOS mode) - reduces thermal load and simplifies thermal design in dense RF modules. |
| Input Bandwidth | 800 MHz full-power - supports wideband analog front-ends including direct-conversion and zero-IF architectures. |
| Supply Voltage | Single 1.8 V analog (VDD) and independent 1.2–1.9 V digital output (OVDD) - enables I/O voltage scaling and mixed-voltage system integration. |
Pinout & Package
40-lead (6 mm × 6 mm) plastic QFN package (UJ), exposed pad soldered to PCB ground for thermal and electrical integrity. Pin 41 is exposed pad (GND).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN+, AIN– | Differential analog input pair | Accepts 1–2 VP-P differential signal; common-mode bias set by internal VCM or external source. |
| ENC+, ENC– | Differential encode clock inputs | Trigger conversion on rising/falling edges; supports wide-duty-cycle clocks via optional stabilizer. |
| VDD (Pins 9, 10, 40) | Analog power supply | 1.8 V ±0.1 V supply requiring local 0.1 µF ceramic bypass per pin for noise-sensitive analog core. |
| OVDD (Pin 26) | Digital output driver supply | Configurable 1.2–1.9 V for CMOS outputs; fixed 1.8 V for LVDS - sets output swing and termination impedance. |
| REFH, REFL (Pins 4, 5, 6, 7) | Reference voltage terminals | Support internal or external reference; require 2.2 µF + 0.1 µF parallel bypassing for stable 1.25 V reference generation. |
| PAR/SER (Pin 8) | Programming mode select | Ground = serial SPI control; VDD = parallel logic control - determines function of CS/SCK/SDI pins. |
| D0–D13, OF | Data and overflow outputs | 14-bit parallel data + overflow flag; pin mapping differs between CMOS (single-ended) and LVDS (differential pairs) modes. |
| SENSE (Pin 39) | Reference and input range programming | Connect to VDD → ±1 V input range; connect to GND → ±0.5 V; apply 0.625–1.3 V for custom external reference. |
Key Features
| Feature | Design Value |
|---|---|
| Optional data output randomizer | Reduces deterministic spectral tones in output data stream - critical for spectral purity in SDR and radar applications. |
| Shutdown and nap modes | Reduces power to 0.5 mW (sleep) or 9 mW (nap) - enables rapid power-state transitions in battery-powered or burst-mode systems. |
| Selectable input ranges (1–2 VP-P) | Matches varying signal chain gain stages without external attenuation or amplification - improves dynamic range utilization. |
| Serial SPI configuration port | Enables runtime reconfiguration of output format, clock features, and power modes - supports adaptive system-level calibration. |
| Pin-compatible family (14-/12-bit) | Allows hardware reuse across performance tiers - LTC2260CUJ-14#PBF shares footprint and pinout with LTC2259-14 and LTC2261-14 variants. |
| 800 MHz full-power analog bandwidth | Supports direct sampling of L-band and S-band IF signals - eliminates need for additional downconversion stages in compact radios. |
Applications
| Cellular Base Station Receiver | Software Defined Radio (SDR) |
|---|---|
|
Use Scenario: Digitizing multi-carrier WCDMA/LTE IF signals at 70–140 MHz with high adjacent-channel rejection. IC Role / Device Role: Primary high-speed ADC in the receive signal path, performing real-time digitization prior to FPGA-based demodulation. Use Value: 85 dB SFDR ensures clean separation of closely spaced carriers; 73.4 dB SNR maintains EVM < 2.5% at 20 MHz channel bandwidth. |
Use Scenario: Reconfigurable wideband receiver supporting multiple waveforms (FM, DVB-T, LTE) across 1–200 MHz instantaneous bandwidth. IC Role / Device Role: Front-end ADC enabling flexible digital tuning and modulation-specific processing in GNU Radio or USRP-class platforms. Use Value: 800 MHz analog bandwidth and 105 Msps sampling allow direct IF sampling without analog preselection filters. |
| Portable Ultrasound Imaging | Multi-Channel Data Acquisition |
|
Use Scenario: Beamforming-capable echo digitization in handheld ultrasound probes operating at 5–15 MHz center frequencies. IC Role / Device Role: Channel ADC in compact, low-power transceiver ASIC or FPGA-based beamformer module. Use Value: 0.17 psRMS jitter preserves time-of-flight resolution; 106 mW power enables 16-channel integration within thermal envelope. |
Use Scenario: High-fidelity acquisition of vibration, acoustic emission, or partial discharge signals in industrial condition monitoring systems. IC Role / Device Role: Precision ADC in modular DAQ chassis supporting simultaneous sampling across ≥8 channels. Use Value: ±1 LSB INL and ±0.3 LSB DNL ensure accurate amplitude linearity; 14-bit resolution captures sub-millivolt transducer outputs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9246BCPZ-105 | 14-bit, 105 Msps; 1.8 V supply; LVDS-only outputs; no internal reference or SENSE pin. | Requires external reference and level-shifting for CMOS interfacing; lacks input range selection and randomizer. | Choose when LVDS-only interface and minimal feature set suffice; verify external reference stability meets SNR requirements. |
| LTC2261CUJ-14#PBF | 14-bit, 125 Msps; identical pinout, package, and feature set - differs only in max sampling rate and power (127 mW vs. 106 mW). | Direct drop-in upgrade for systems requiring higher sampling rates; same layout, firmware, and power delivery. | Choose when system requires >105 Msps sampling; no redesign needed - only firmware and clock tree validation required. |
Compared with AD9246BCPZ-105, LTC2260CUJ-14#PBF offers integrated reference control and flexible I/O, reducing BOM count and layout complexity; compared with LTC2261CUJ-14#PBF, it trades 20 Msps headroom for 17% lower power and relaxed clock timing margins - ideal for thermally constrained or battery-assisted deployments.
Availability
LTC2260CUJ-14#PBF is available at Aetrix Electronics and suitable for cellular infrastructure, portable medical imaging, and multi-channel test equipment requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LTC2260CUJ-14#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and DSP solutions for precision instrumentation, communications, and industrial applications.
The LTC2260CUJ-14#PBF belongs to the LTC2259/LTC2260/LTC2261 family of ultralow-power, high-SNR ADCs designed specifically for power-constrained, wideband communications and medical imaging systems where jitter, linearity, and supply efficiency are critical.
FAQ
What is the maximum sampling rate supported by the LTC2260CUJ-14#PBF?
The LTC2260CUJ-14#PBF is rated for a maximum sampling rate of 105 Msps, as specified in its ordering part number suffix "-14" and confirmed in the Absolute Maximum Ratings and Dynamic Accuracy tables. This rate is guaranteed across the full 0°C to 70°C operating temperature range with proper power supply decoupling and clock signal integrity.
Does the LTC2260CUJ-14#PBF support both CMOS and LVDS digital outputs?
Yes, the LTC2260CUJ-14#PBF supports three output configurations: full-rate CMOS, double-data-rate (DDR) CMOS, and DDR LVDS - selected via the SCK pin in parallel programming mode or SPI register in serial mode. LVDS mode requires OVDD = 1.8 V and enables on-chip 100 Ω termination.
How does the SENSE pin affect the input range of the LTC2260CUJ-14#PBF?
The SENSE pin configures both reference source and input range: tied to VDD → internal reference with ±1 V (2 VP-P) range; tied to GND → internal reference with ±0.5 V (1 VP-P) range; driven with 0.625–1.3 V → external reference with corresponding scaled input range. This allows precise matching to upstream amplifier output swing.
What power savings does the nap mode provide for the LTC2260CUJ-14#PBF?
In nap mode, the LTC2260CUJ-14#PBF draws just 9 mW - a reduction of over 91% versus its 106 mW active power at 105 Msps. Recovery time from nap to full operation is under 1 µs, making it suitable for burst-mode receivers and time-division duplex (TDD) systems.
Is the LTC2260CUJ-14#PBF pin-compatible with other members of the LTC2259/LTC2260/LTC2261 family?
Yes, the LTC2260CUJ-14#PBF uses the identical 40-pin 6 mm × 6 mm QFN (UJ) package and pinout as the LTC2259-14 and LTC2261-14, including identical power, analog input, clock, and digital I/O assignments. This enables drop-in replacement across 80/105/125 Msps variants without PCB revision.
LTC2260CUJ-14#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 40-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 105M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- LVDS - Parallel, Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 1.7V ~ 1.9V
- Voltage - Supply, Digital:
- 1.7V ~ 1.9V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 40-QFN (6x6)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2260CUJ-14#PBF FAQ
1.How can I place an order for LTC2260CUJ-14#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2260CUJ-14#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2260CUJ-14#PBF reliable?
The price and inventory of LTC2260CUJ-14#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2260CUJ-14#PBF is usually 5 days.
3.What payment methods are accepted for LTC2260CUJ-14#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2260CUJ-14#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2260CUJ-14#PBF?
LTC2260CUJ-14#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2260CUJ-14#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2260CUJ-14#PBF?
For technical support, including LTC2260CUJ-14#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2260CUJ-14#PBF requirements.
6.How does Aetrix verify that LTC2260CUJ-14#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2260CUJ-14#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2260CUJ-14#PBF meets industry standards.
7.What is the process for return or replacement of LTC2260CUJ-14#PBF?
All LTC2260CUJ-14#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2260CUJ-14#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2260CUJ-14#PBF part is unused and in its original packaging.
Return procedure for LTC2260CUJ-14#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2260CUJ-14#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
