Analog Devices Inc. LTC2261IUJ-12#PBF
- Part No.:
- LTC2261IUJ-12#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
LTC2261IUJ-12#PBF.pdf
- Description:
- IC ADC 12BIT PIPELINED 40QFN
- Quantity:
- Payment:

- Shipping:

Inventory:126
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2261IUJ-12#PBF from Analog Devices (acquired Linear Technology) is a 12-bit, 125Msps ultralow-power analog-to-digital converter with 70.8dB SNR, 85dB SFDR, and 0.17psRMS jitter. It operates from a single 1.8V supply, supports CMOS/DDR-CMOS/DDR-LVDS outputs, and targets high-frequency signal digitization in software-defined radios and portable medical imaging.
For engineers reviewing the LTC2261IUJ-12#PBF datasheet, LTC2261IUJ-12#PBF pinout, LTC2261IUJ-12#PBF application, or LTC2261IUJ-12#PBF equivalent, key selection criteria include its 800MHz full-power bandwidth, selectable 1–2VP-P input range, optional clock duty cycle stabilizer, serial SPI configuration interface, and –40°C to 85°C industrial temperature rating.
Technical Context
The LTC2261IUJ-12#PBF employs a 12-bit pipelined ADC core with integrated sample-and-hold, correction logic, and configurable digital output drivers. Its ENC+/ENC– differential clock interface accepts sine wave, PECL, LVDS, TTL, or CMOS inputs, and the optional duty cycle stabilizer enables full-speed operation across wide clock duty cycles.
It features dual reference options-internal 1.25V ±25ppm/°C VREF or external reference via SENSE pin-and supports three output modes: full-rate CMOS (12 single-ended D0–D11), DDR-CMOS (6 differential pairs), or DDR-LVDS (6 differential pairs with on-chip 100Ω termination). Pipeline latency is 5.0 cycles in full-rate mode and 5.5 cycles in DDR modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit with no missing codes over temperature - guarantees monotonicity and full code coverage in demanding acquisition systems. |
| Sampling Rate | 125Msps - enables direct sampling of IF signals up to 70MHz while maintaining >70dB SNR for cellular base station receivers. |
| SNR / SFDR | 70.8dB / 85dB at 70MHz input - delivers high dynamic range for multi-tone signal analysis in SDR and test equipment. |
| Power Dissipation | 124mW at 125Msps (CMOS mode) - reduces thermal load and simplifies power delivery in dense RF front-end layouts. |
| Input Bandwidth | 800MHz full-power - supports undersampling of wideband signals without external anti-alias filtering below Nyquist. |
| Jitter | 0.17psRMS aperture jitter - limits noise floor degradation when sampling high-frequency carriers in communications systems. |
| INL / DNL | ±0.3LSB / ±0.1LSB typical - ensures accurate amplitude fidelity for precision instrumentation and medical ultrasound beamforming. |
Pinout & Package
40-pin (6mm × 6mm) plastic QFN package (UJ) with exposed thermal pad (Pin 41, GND). Requires soldering exposed pad to PCB ground plane for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN+, AIN– | Differential analog input | Accepts 1–2VP-P signal with 800MHz bandwidth; common-mode bias provided by internal VCM (Pin 37). |
| ENC+, ENC– | Differential encode clock input | Triggers conversion on rising/falling edges; supports 0.2V min differential swing and optional duty cycle stabilization. |
| VDD (Pins 9,10,40) | Analog supply | 1.7–1.9V single supply; requires local 0.1µF ceramic bypass per pin for low-noise operation. |
| OVDD (Pin 26) | Digital output supply | Configurable 1.1–1.9V for CMOS outputs or 1.7–1.9V for LVDS; sets output voltage swing and drive strength. |
| D0–D11 (Pins 19–24,29–34) | Parallel data outputs | In full-rate CMOS mode: 12 single-ended outputs (D11 = MSB); in DDR modes: multiplexed bit-pairs (e.g., D0_1, D10_11). |
| CLKOUT+, CLKOUT– | Data output clock | Source-synchronous DDR clock aligned to data edges; skew ≤0.6ns relative to data for timing margin. |
| PAR/SER (Pin 8) | Programming mode select | Ground = serial SPI control (CS/SCK/SDI/SDO active); VDD = parallel mode (CS/SCK/SDI repurposed for function control). |
| SENSE (Pin 39) | Reference configuration | Connect to VDD → ±1V input range; to GND → ±0.5V; to 0.625–1.3V ext ref → ±0.8×VSENSE range. |
Key Features
| Feature | Design Value |
|---|---|
| Ultralow jitter (0.17psRMS) | Enables clean undersampling of 100+MHz IF signals without significant SNR penalty in SDR architectures. |
| Selectable output interface | Full-rate CMOS, DDR-CMOS, or DDR-LVDS - allows optimization for FPGA I/O voltage, board routing density, and EMI requirements. |
| Serial SPI configuration port | Enables runtime reconfiguration of output format, randomizer, duty cycle stabilizer, and power modes without hardware changes. |
| Low-power sleep/nap modes | 0.5mW sleep and 9mW nap power states - extends battery life in portable medical and field-deployable test equipment. |
| 800MHz analog input bandwidth | Eliminates need for external track-and-hold or bandwidth-limiting filters in wideband receiver front ends. |
Applications
| Cellular Base Stations | Software Defined Radios |
|---|---|
Use Scenario: Digitizing 70–140MHz IF signals in LTE/5G macrocell transceivers with multi-carrier support. IC Role / Device Role / Timing Role: High-speed ADC capturing wide instantaneous bandwidth for digital predistortion and MIMO processing. Use Value: 85dB SFDR prevents intermodulation distortion from masking adjacent channels; 125Msps sampling meets 3GPP spectral mask requirements. | Use Scenario: Reconfigurable RF front end in military/comms radios supporting multiple waveforms (e.g., HF/VHF/UHF). IC Role / Device Role / Timing Role: Core digitizer enabling real-time spectrum analysis and adaptive modulation/demodulation. Use Value: 0.17psRMS jitter preserves EVM under high-symbol-rate QAM; SPI programmability allows waveform-specific calibration. |
| Portable Medical Imaging | Multi-Channel Data Acquisition |
Use Scenario: Beamforming digitization in handheld ultrasound systems requiring compact size and low power. IC Role / Device Role / Timing Role: Low-noise ADC converting echo return signals from phased-array transducers. Use Value: 70.8dB SNR resolves fine tissue structures; 124mW dissipation avoids thermal drift in sealed enclosures. | Use Scenario: Simultaneous sampling of 8–16 sensor channels in industrial vibration monitoring or power quality analyzers. IC Role / Device Role / Timing Role: Precision ADC providing synchronized, high-fidelity time-domain capture across channels. Use Value: ±0.3LSB INL ensures amplitude accuracy across channels; 800MHz BW accommodates anti-alias filter roll-off margins. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9226BSTZ-65 | 12-bit, 65Msps, 73dB SNR, 3.3V supply, parallel CMOS only | Limited to lower sample rates and higher power; lacks DDR/LVDS and SPI configurability | Choose for cost-sensitive, lower-bandwidth systems where 65Msps suffices and 3.3V logic is standard. |
| LTC2264IUJ-12#PBF | Quad-channel 12-bit, 125Msps, same architecture but 4× independent ADCs in same UJ package | Provides channel synchronization and reduced board area vs. discrete single-channel solutions | Choose when multi-channel phase-coherent sampling is required, such as in phased-array radar or simultaneous sensor arrays. |
Compared with AD9226BSTZ-65 and LTC2264IUJ-12#PBF, the LTC2261IUJ-12#PBF offers superior jitter performance and flexible output interfaces for high-frequency undersampling, while the LTC2264IUJ-12#PBF adds integration density at the expense of per-channel configurability.
Availability
LTC2261IUJ-12#PBF is available at Aetrix Electronics and suitable for cellular infrastructure, software-defined radio development, and portable medical imaging systems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LTC2261IUJ-12#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2261IUJ-12#PBF belongs to ADI's high-speed ADC product line, designed specifically for demanding communications and instrumentation applications requiring exceptional dynamic range, low power, and flexible digital interfacing.
FAQ
What is the operating temperature range of the LTC2261IUJ-12#PBF?
The LTC2261IUJ-12#PBF is rated for operation from –40°C to +85°C, making it suitable for industrial and outdoor communications equipment. This extended temperature grade is confirmed in the Order Information table and Absolute Maximum Ratings section of the official datasheet, distinguishing it from the commercial-grade C-temp variant (0°C to 70°C).
Does the LTC2261IUJ-12#PBF support both internal and external voltage references?
Yes, the LTC2261IUJ-12#PBF supports both internal and external references via the SENSE pin (Pin 39). Connecting SENSE to VDD selects the internal 1.25V reference with ±1V input range; grounding it selects ±0.5V; applying 0.625–1.3V externally sets ±0.8×VSENSE range. Internal reference drift is ±25ppm/°C, verified in the Internal Reference Characteristics table.
What digital output formats does the LTC2261IUJ-12#PBF support?
The LTC2261IUJ-12#PBF supports three digital output formats: full-rate CMOS (12 single-ended outputs), double-data rate CMOS (6 multiplexed bit-pairs), and double-data rate LVDS (6 differential pairs with optional on-chip 100Ω termination). Output mode is selected via PAR/SER and SCK pins or SPI register writes, as detailed in the Pin Functions and Digital Inputs and Outputs sections.
How is the LTC2261IUJ-12#PBF configured for different sampling rates like 105Msps or 80Msps?
The LTC2261IUJ-12#PBF is specifically rated for 125Msps operation. The datasheet lists LTC2260-12 and LTC2259-12 as companion parts for 105Msps and 80Msps respectively - they share pinout and feature set but differ in AC performance and power consumption. The LTC2261IUJ-12#PBF itself is not characterized or guaranteed for sustained operation below 125Msps in production use.
Can the LTC2261IUJ-12#PBF be used with a single-ended clock input?
Yes, the LTC2261IUJ-12#PBF supports single-ended clock operation by tying ENC– (Pin 12) to ground and driving ENC+ (Pin 11) with a 1.8V square wave or sine wave. The datasheet specifies VIH = 1.2V and VIL = 0.6V for this mode, with input resistance of 30kΩ and capacitance of 3.5pF - all confirmed in the Digital Inputs and Outputs section under "Single-Ended Encode Mode".
LTC2261IUJ-12#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 40-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 125M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- LVDS - Parallel, Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 1.7V ~ 1.9V
- Voltage - Supply, Digital:
- 1.7V ~ 1.9V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 40-QFN (6x6)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2261IUJ-12#PBF FAQ
1.How can I place an order for LTC2261IUJ-12#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2261IUJ-12#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2261IUJ-12#PBF reliable?
The price and inventory of LTC2261IUJ-12#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2261IUJ-12#PBF is usually 5 days.
3.What payment methods are accepted for LTC2261IUJ-12#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2261IUJ-12#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2261IUJ-12#PBF?
LTC2261IUJ-12#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2261IUJ-12#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2261IUJ-12#PBF?
For technical support, including LTC2261IUJ-12#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2261IUJ-12#PBF requirements.
6.How does Aetrix verify that LTC2261IUJ-12#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2261IUJ-12#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2261IUJ-12#PBF meets industry standards.
7.What is the process for return or replacement of LTC2261IUJ-12#PBF?
All LTC2261IUJ-12#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2261IUJ-12#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2261IUJ-12#PBF part is unused and in its original packaging.
Return procedure for LTC2261IUJ-12#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2261IUJ-12#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
