Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Data Acquisition > Analog to Digital Converters (ADC)

Analog Devices Inc. LTC2265IUJ-14#PBF

Name: LTC2265IUJ-14#PBF
Brand: Analog Devices Inc.
SKU: LTC2265IUJ-14#PBF
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: LTC2265IUJ-14#PBF

Manufacturer:: Analog Devices Inc.

Category:: Analog to Digital Converters (ADC)

Package:: 40-WFQFN Exposed Pad

Datasheet:: LTC2265IUJ-14#PBF.pdf

Description:: IC ADC 14BIT PIPELINED 40QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,333

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

LTC2265IUJ-14#PBF from Analog Devices (formerly Linear Technology) is a 14-bit, dual-channel, simultaneous-sampling analog-to-digital converter with 65 Msps maximum sampling rate, 73.7 dB SNR, and 90 dB SFDR-designed for high-fidelity IF digitization in communications infrastructure. It operates from a single 1.8 V supply, features serial LVDS outputs (1- or 2-lane), and supports differential analog inputs up to 2 V_P-P with 800 MHz full-power bandwidth.

For engineers reviewing the LTC2265IUJ-14#PBF datasheet, LTC2265IUJ-14#PBF pinout, LTC2265IUJ-14#PBF application, or LTC2265IUJ-14#PBF equivalent, this page delivers verified specifications, validated pin functions, temperature-rated performance (–40°C to +85°C), and real-world deployment context for cellular base stations, SDR front-ends, and portable medical imaging systems.

Technical Context

The LTC2265IUJ-14#PBF integrates two independent 14-bit ADC cores with matched sample-and-hold circuits, enabling true simultaneous sampling critical for I/Q demodulation and phase-coherent multichannel acquisition. Its internal PLL and duty-cycle stabilizer ensure jitter-insensitive operation with ultralow 0.15 ps_RMS aperture jitter-even under non-50% clock duty cycles.

Digital interface flexibility includes SPI-configurable serialization modes (12-/14-/16-bit), programmable LVDS output current (1.75 mA or 3.5 mA), and selectable input ranges (1–2 V_P-P) via the SENSE pin. Power management includes Nap (60 mW) and Sleep (1 mW) modes, while DC accuracy is guaranteed at ±1 LSB INL and ±0.3 LSB DNL over temperature.

Key Specifications

Parameter	Value and Actual Design Meaning
Resolution	14-bit with no missing codes-ensures monotonic transfer function across full operating range.
Sampling Rate	65 Msps maximum-supports Nyquist sampling of signals up to 32.5 MHz or undersampling of IFs up to 140 MHz.
SNR	73.7 dBFS at 70 MHz input-enables high dynamic range signal capture in wideband receivers.
SFDR	90 dBFS (2nd/3rd harmonic) at 70 MHz-minimizes spurious interference in dense spectral environments.
Aperture Jitter	0.15 ps_RMS-directly enables clean undersampling of 100+ MHz IF signals without external jitter cleanup.
Power Dissipation	171 mW total at 65 Msps, 2-lane mode-optimized for thermally constrained RF front-end modules.
Supply Voltage	Single 1.8 V analog/digital supply-simplifies power delivery and reduces board-level noise coupling.

Pinout & Package

Package: 40-lead (6 mm × 6 mm) plastic QFN with exposed pad (Pin 41 = GND), rated for –40°C to +85°C industrial operation.

Pin/Terminal	Circuit Role	Design Meaning
AIN1+, AIN1–	Channel 1 differential analog input	Accepts 1–2 V_P-P differential signal; common-mode bias provided by VCM1.
ENC+, ENC–	Differential encode clock input	Starts conversion on rising/falling edges; supports sine, PECL, LVDS, TTL, or CMOS drive.
OUT1A+/–, OUT1B+/–	Channel 1 serialized LVDS data outputs	In 2-lane mode: OUT1A carries even bits, OUT1B odd bits; internal 100 Ω termination optional.
DCO+, DCO–	Data clock output	Source-synchronous LVDS clock aligned to serialized data; cycle-to-cycle jitter ≤60 ps_P-P.
FR+, FR–	Frame start output	Indicates start of new conversion frame; period equals two encode clock cycles in 2-lane mode.
PAR/SER	Programming mode select	Ground = serial SPI control; VDD = parallel logic control (CS/SCK/SDI/SDO repurposed).
SENSE	Reference and input range programming	External voltage (0.625–1.3 V) sets ±0.8×V_SENSE input range; VDD/GND selects ±1 V/±0.5 V.

Key Features

Feature	Design Value
Simultaneous dual-channel sampling	Enables coherent I/Q digitization without channel skew-critical for zero-IF and direct-conversion architectures.
Ultralow 0.15 ps_RMS aperture jitter	Permits clean undersampling of 70–140 MHz IF signals without external jitter cleaners or expensive clocks.
Serial LVDS interface (1- or 2-lane)	Reduces PCB trace count by >50% vs parallel LVDS; supports 1000 Mbps max serial data rate.
Internal clock duty cycle stabilizer	Allows use of low-cost, asymmetric clock sources (e.g., crystal oscillators with 30–70% duty cycle) without SNR degradation.
Configurable input range (1–2 V_P-P)	Optimizes dynamic range for varying signal chain gain-no external resistor networks required.
Nap and Sleep power modes	Reduces power to 60 mW (Nap) or 1 mW (Sleep) during idle periods-extends battery life in portable instruments.

Applications

Cellular Base Station Receivers	Software Defined Radios (SDR)
Use Scenario: Digitizing dual-path (I/Q) 70–100 MHz IF signals from RF front-end mixers in LTE/5G macrocells. IC Role / Device Role / Timing Role: Simultaneous-sampling dual ADC providing time-aligned 14-bit samples at 65 Msps for digital downconversion and MIMO processing. Use Value: 90 dB SFDR suppresses adjacent-channel interference; 0.15 ps_RMS jitter preserves EVM in 256-QAM waveforms.	Use Scenario: Reconfigurable wideband receiver front-end supporting multiple standards (FM, DAB, LTE, WiFi) via FPGA-based digital tuning. IC Role / Device Role / Timing Role: High-linearity ADC core enabling real-time spectrum analysis and adaptive filtering across 10–140 MHz instantaneous bandwidth. Use Value: 800 MHz full-power bandwidth captures multi-octave signals; SPI configurability allows runtime mode switching.
Portable Ultrasound Imaging	Multichannel Data Acquisition Systems
Use Scenario: Beamforming receive path in handheld ultrasound probes requiring compact, low-power, high-SNR digitization of 5–15 MHz echo signals. IC Role / Device Role / Timing Role: Dual-channel ADC capturing time-aligned RF echoes from transducer arrays with minimal inter-channel skew. Use Value: ±1 LSB INL ensures accurate amplitude mapping; 171 mW total power enables battery-operated designs.	Use Scenario: High-precision test equipment acquiring synchronized analog waveforms from multiple sensors (vibration, strain, temperature) in industrial monitoring. IC Role / Device Role / Timing Role: Precision dual ADC delivering matched gain/offset and sub-1 LSB linearity for calibrated multichannel measurements. Use Value: ±0.3 LSB DNL prevents code-width distortion; 1.8 V supply simplifies integration with modern low-voltage microcontrollers.

Cellular Base Station Receivers

Software Defined Radios (SDR)

Use Scenario: Digitizing dual-path (I/Q) 70–100 MHz IF signals from RF front-end mixers in LTE/5G macrocells.

IC Role / Device Role / Timing Role: Simultaneous-sampling dual ADC providing time-aligned 14-bit samples at 65 Msps for digital downconversion and MIMO processing.

Use Value: 90 dB SFDR suppresses adjacent-channel interference; 0.15 ps_RMS jitter preserves EVM in 256-QAM waveforms.

Use Scenario: Reconfigurable wideband receiver front-end supporting multiple standards (FM, DAB, LTE, WiFi) via FPGA-based digital tuning.

IC Role / Device Role / Timing Role: High-linearity ADC core enabling real-time spectrum analysis and adaptive filtering across 10–140 MHz instantaneous bandwidth.

Use Value: 800 MHz full-power bandwidth captures multi-octave signals; SPI configurability allows runtime mode switching.

Portable Ultrasound Imaging

Multichannel Data Acquisition Systems

Use Scenario: Beamforming receive path in handheld ultrasound probes requiring compact, low-power, high-SNR digitization of 5–15 MHz echo signals.

IC Role / Device Role / Timing Role: Dual-channel ADC capturing time-aligned RF echoes from transducer arrays with minimal inter-channel skew.

Use Value: ±1 LSB INL ensures accurate amplitude mapping; 171 mW total power enables battery-operated designs.

Use Scenario: High-precision test equipment acquiring synchronized analog waveforms from multiple sensors (vibration, strain, temperature) in industrial monitoring.

IC Role / Device Role / Timing Role: Precision dual ADC delivering matched gain/offset and sub-1 LSB linearity for calibrated multichannel measurements.

Use Value: ±0.3 LSB DNL prevents code-width distortion; 1.8 V supply simplifies integration with modern low-voltage microcontrollers.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-channel, 14-bit ADC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AD9250BCPZ-65	65 Msps, 14-bit, JESD204B output (not LVDS); higher power (1.2 W); integrated digital downconverter.	Targets FPGA-based systems requiring deterministic latency and serializer-ready data streams.	Select when JESD204B compatibility, DDC offload, or multi-device synchronization is required-avoid if LVDS simplicity and lower power are priorities.
LTC2264IUJ-14#PBF	Same pinout and architecture, but 40 Msps max sampling rate; 113 mW power at 40 Msps; identical AC/DC specs.	Used where lower bandwidth (≤20 MHz baseband) and reduced power consumption are acceptable trade-offs.	Select for cost-sensitive or thermally constrained applications with ≤40 Msps requirement-drop-in compatible with same PCB layout.

Compared with AD9250BCPZ-65, the LTC2265IUJ-14#PBF offers simpler LVDS interfacing and 7× lower power, but lacks JESD204B and DDC; compared with LTC2264IUJ-14#PBF, it delivers 62.5% higher throughput at only 51% higher power-making it optimal for bandwidth-critical SDR and base station upgrades.

Availability

LTC2265IUJ-14#PBF is available at Aetrix Electronics and suitable for cellular infrastructure, software-defined radio development, and portable medical imaging systems requiring stable component supply, long-term industrial temperature support (–40°C to +85°C), and guaranteed lead-free compliance.

Supply support for LTC2265IUJ-14#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving communications, industrial, automotive, and healthcare markets.

The LTC2265IUJ-14#PBF belongs to ADI's high-speed precision ADC product line, engineered specifically for demanding RF/IF digitization where simultaneous sampling, ultra-low jitter, and wide dynamic range are essential-targeting next-generation wireless infrastructure and portable instrumentation.

FAQ

What is the maximum sampling rate supported by the LTC2265IUJ-14#PBF?

The LTC2265IUJ-14#PBF supports a maximum sampling rate of 65 Msps, as confirmed in the Absolute Maximum Ratings and Timing Characteristics tables. This rate is achievable in both 1-lane and 2-lane LVDS output modes, with serial data rates up to 1000 Mbps. Operation above 65 Msps is not specified and may violate timing margins or degrade AC performance such as SNR and SFDR.

Does the LTC2265IUJ-14#PBF require an external reference voltage?

No-the LTC2265IUJ-14#PBF includes an internal 1.25 V reference with ±25 ppm/°C drift and can operate with its internal reference enabled by connecting the SENSE pin to VDD (for ±1 V input range) or ground (for ±0.5 V). An external reference between 0.625 V and 1.3 V applied to SENSE configures a proportional ±0.8×V_SENSE input range, but external reference is optional-not required.

How does the LTC2265IUJ-14#PBF handle clock duty cycle variation?

The LTC2265IUJ-14#PBF incorporates an internal clock duty cycle stabilizer that maintains full AC performance-including 73.7 dB SNR and 90 dB SFDR-even with encode clock duty cycles ranging from 20% to 80%. This eliminates the need for external duty cycle correction circuits and allows direct use of low-cost crystal oscillators or FPGA-generated clocks with asymmetric waveforms.

What are the power-saving modes available on the LTC2265IUJ-14#PBF?

The LTC2265IUJ-14#PBF provides two low-power states: Nap mode (60 mW total power) and Sleep mode (1 mW total power). Nap mode retains register settings and reference bias while disabling ADC cores and LVDS drivers; Sleep mode powers down all circuitry except basic bias generation. Both modes are controlled via SPI or parallel logic inputs (CS/SDI), enabling rapid wake-up (<1 µs) for burst-mode acquisition.

Is the LTC2265IUJ-14#PBF pin-compatible with other members of the LTC226x-14 family?

Yes-the LTC2265IUJ-14#PBF is pin-compatible with the LTC2264IUJ-14#PBF and LTC2263IUJ-14#PBF, sharing identical 40-pin QFN (6 mm × 6 mm) footprints, pin assignments, and power/ground configurations. This allows hardware reuse across 65 Msps, 40 Msps, and 25 Msps variants-only firmware and timing constraints differ, enabling scalable platform design.

LTC2265IUJ-14#PBF Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: -

Package/Case:: 40-WFQFN Exposed Pad

Packaging:: Tube

Product Status:: Active

Number of Bits:: 14

Sampling Rate (Per Second):: 65M

Number of Inputs:: 2

Input Type:: Differential

Data Interface:: LVDS - Serial

Configuration:: S/H-ADC

Ratio - S/H:ADC:: 1:1

Number of A/D Converters:: 2

Architecture:: Pipelined

Reference Type:: External, Internal

Voltage - Supply, Analog:: 1.7V ~ 1.9V

Voltage - Supply, Digital:: 1.7V ~ 1.9V

Features:: Simultaneous Sampling

Operating Temperature:: -40°C ~ 85°C

Supplier Device Package:: 40-QFN (6x6)

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

LTC2265IUJ-14#PBF FAQ

1.How can I place an order for LTC2265IUJ-14#PBF through Aetrix?

Please submit a Request for Quotation (RFQ) for LTC2265IUJ-14#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for LTC2265IUJ-14#PBF reliable?

The price and inventory of LTC2265IUJ-14#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2265IUJ-14#PBF is usually 5 days.

3.What payment methods are accepted for LTC2265IUJ-14#PBF?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2265IUJ-14#PBF transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for LTC2265IUJ-14#PBF?

LTC2265IUJ-14#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your LTC2265IUJ-14#PBF order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for LTC2265IUJ-14#PBF?

For technical support, including LTC2265IUJ-14#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2265IUJ-14#PBF requirements.

6.How does Aetrix verify that LTC2265IUJ-14#PBF is sourced from the original manufacturer or authorized distributors?

All LTC2265IUJ-14#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2265IUJ-14#PBF meets industry standards.

7.What is the process for return or replacement of LTC2265IUJ-14#PBF?

All LTC2265IUJ-14#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2265IUJ-14#PBF, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The LTC2265IUJ-14#PBF part is unused and in its original packaging.

Return procedure for LTC2265IUJ-14#PBF:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…