My Inquiry
My Account
Analog Devices Inc. LTC2287CUP#PBF
- Part No.:
- LTC2287CUP#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 64-WFQFN Exposed Pad
- Datasheet:
-
LTC2287CUP#PBF.pdf
- Description:
- IC ADC 10BIT PIPELINED 64QFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,094
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2287CUP#PBF from Analog Devices (formerly Linear Technology) is a dual 10-bit, 40Msps low-noise analog-to-digital converter operating from a single 3V supply (2.7V–3.4V), delivering 61.8dB SNR and 85dB SFDR at Nyquist, with 110dB channel isolation at 100MHz. It serves as a high-fidelity digitizer for RF sampling in communications receivers and medical ultrasound front-ends.
For engineers reviewing the LTC2287CUP#PBF datasheet, LTC2287CUP#PBF pinout, LTC2287CUP#PBF application, or LTC2287CUP#PBF equivalent, key selection criteria include its 40Msps sample rate, dual-channel 10-bit resolution, flexible ±0.5V to ±1V input range, clock duty cycle stabilizer, and 64-pin QFN package with exposed thermal pad.
Technical Context
The LTC2287CUP#PBF implements a six-stage CMOS pipelined ADC architecture per channel, achieving 5-cycle pipeline latency and supporting independent or multiplexed digital output buses. Its internal 1.5V reference buffer (VCMA/VCMB) and programmable SENSEA/SENSEB pins enable precise ±0.5V or ±1V differential input ranges without external components.
It features a single-ended CLK input with optional duty cycle stabilization, separate analog (VDD) and digital output (OVDD) supplies (0.5V–3.6V), and three power modes-normal (235mW), nap (15mW per channel), and shutdown (2mW per channel)-for dynamic power management in portable instrumentation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 10-bit with no missing codes; ensures monotonic transfer function critical for imaging linearity. |
| Sample Rate | 40Msps maximum; supports baseband digitization up to 20MHz Nyquist bandwidth. |
| SNR | 61.8dB at 5MHz input (–1dBFS); enables >10 effective bits of dynamic range in IF sampling. |
| SFDR | 85dB at 5MHz input (–1dBFS); suppresses spurious tones in spectral analysis applications. |
| Channel Isolation | –110dB at 100MHz; prevents crosstalk between simultaneous A/B channel acquisitions. |
| Input Bandwidth | 575MHz full-power bandwidth; preserves signal integrity for wideband IF inputs. |
| Power Dissipation | 235mW at 40Msps (both channels active); optimized for thermally constrained embedded systems. |
Pinout & Package
64-pin (9mm × 9mm) plastic QFN package with exposed GND pad (Pin 65) requiring PCB soldering for thermal and electrical performance. Package meets JEDEC MO-220 standards and supports reflow assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AINA+, AINA– AINB+, AINB– | Differential analog inputs (Ch A/B) | Accept ±0.5V to ±1V differential signals; require matched PCB routing for optimal CMRR. |
| CLKA, CLKB | Independent sampling clock inputs | Positive-edge triggered; support asynchronous dual-channel sampling or synchronized operation. |
| DA0–DA9, DB0–DB9 | 10-bit parallel digital outputs (Ch A/B) | Configurable offset binary or 2's complement format via MODE pin; drive 0.5V–3.6V logic levels. |
| OEA, OEB SHDNA, SHDNB | Output enable and shutdown controls | Enable/disable individual channel outputs or enter nap/sleep mode to reduce idle power. |
| SENSEA, SENSEB VCMA, VCMB | Reference programming and common-mode bias | Set input range and bias point; VCMA/VCMB must be bypassed with 2.2µF ceramic capacitors. |
| MUX | Digital bus multiplexer control | Selects output mapping: MUX = H → DA/DB assigned to Ch A/B; MUX = L → swapped for shared-bus operation. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated dual 10-bit ADCs | Eliminates need for two discrete converters, reducing board area and inter-channel skew in I/Q sampling. |
| Flexible input range (±0.5V to ±1V) | Supports direct connection to transformer-coupled or op-amp-driven RF/IF sources without level-shifting circuitry. |
| Clock duty cycle stabilizer | Enables full 40Msps performance with non-50% clock duty cycles, relaxing clock generator requirements. |
| Separate OVDD supply | Allows interface to mixed-voltage systems (e.g., 1.8V FPGA I/O) while maintaining analog supply integrity. |
| Low 0.07LSBRMS transition noise | Minimizes code jitter in high-resolution imaging applications such as ultrasound beamforming. |
Applications
| Wireless Base Station Receiver | Portable Ultrasound Imaging |
|---|---|
Use Scenario: Digitizing 70MHz IF signals from quadrature demodulators in LTE/FDD receivers. IC Role / Device Role / Timing Role: Dual-channel ADC capturing I/Q data streams simultaneously with <110dB crosstalk to preserve phase coherence. Use Value: 61.8dB SNR and 85dB SFDR ensure accurate constellation mapping for 256-QAM demodulation. | Use Scenario: Sampling echo return signals from phased-array transducers in handheld diagnostic devices. IC Role / Device Role / Timing Role: High-speed digitizer acquiring time-of-flight data across multiple receive channels with low aperture jitter. Use Value: 0.07LSBRMS transition noise and 575MHz input bandwidth maintain spatial resolution in B-mode imaging. |
| Spectral Analysis Instrumentation | Test & Measurement Digitizer |
Use Scenario: Real-time FFT-based spectrum monitoring in EMI pre-compliance test equipment. IC Role / Device Role / Timing Role: Dual ADC feeding FPGA-based FFT engine; one channel monitors reference, the other measures DUT output. Use Value: –110dB channel isolation prevents reference leakage into measurement path, improving dynamic range accuracy. | Use Scenario: Embedded digitizer module in automated test equipment capturing transient waveforms up to 20MHz. IC Role / Device Role / Timing Role: Low-power 40Msps ADC enabling battery-operated field-deployable units with 235mW total dissipation. Use Value: Nap mode (15mW/channel) allows rapid wake-up for trigger-based acquisition without cold-start latency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC2289CUH#PBF | 10-bit, 80Msps; higher sample rate but 200mW higher power (435mW) | Requires faster clock and FPGA interface; suitable for wider IF bandwidths (>30MHz) | Select when Nyquist zone extends beyond 20MHz and system power budget permits. |
| AD9236BCPZ-40 | Single 12-bit, 40Msps; no dual-channel integration; 70dB SNR (vs. 61.8dB) | Needs two devices for I/Q; lower resolution but better DC accuracy (±0.4LSB INL) | Choose for applications prioritizing DC precision over channel matching or space-constrained layouts. |
Compared with LTC2289CUH#PBF and AD9236BCPZ-40, the LTC2287CUP#PBF uniquely balances dual-channel synchronization, 40Msps throughput, and sub-250mW power in a single 64-pin QFN-making it optimal for compact, battery-aware RF digitizers where inter-channel timing integrity is critical.
Availability
LTC2287CUP#PBF is available at Aetrix Electronics and suitable for wireless infrastructure, medical imaging, spectral analysis, and portable instrumentation requiring stable component supply across extended production lifecycles.
Supply support for LTC2287CUP#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2287CUP#PBF belongs to ADI's high-speed precision ADC product line, engineered specifically for demanding RF and IF digitization in communications and imaging systems where dual-channel correlation and low jitter are essential.
FAQ
What is the operating temperature range for the LTC2287CUP#PBF?
The LTC2287CUP#PBF is rated for commercial temperature operation from 0°C to +70°C. This grade is specified in the part number suffix "C" (as in LTC2287CUP#PBF) and validated per the manufacturer's characterization across the full range, including guaranteed INL/DNL, SNR, and SFDR performance.
Does the LTC2287CUP#PBF support differential clock inputs?
No, the LTC2287CUP#PBF accepts only single-ended clock inputs on CLKA and CLKB pins. The device includes an internal clock duty cycle stabilizer that compensates for non-50% duty cycles, eliminating the need for external clock conditioning circuitry when using standard CMOS or LVCMOS clock sources.
Can the LTC2287CUP#PBF operate with a 2.5V OVDD supply?
Yes, the LTC2287CUP#PBF supports OVDD from 0.5V to 3.6V. At OVDD = 2.5V, the digital outputs deliver VOH ≥ 2.49V and VOL ≤ 0.09V under 200µA sink/source load-ensuring reliable interfacing with 2.5V FPGA or ASIC I/O banks without level shifters.
How is input range configured on the LTC2287CUP#PBF?
Input range is set per channel via SENSEA (Ch A) and SENSEB (Ch B) pins: connecting to VCMA/VCMB selects ±0.5V range; tying to VDD selects ±1V range; applying 0.5V–1.0V externally sets ±VSENSE. This configuration is independent of reference voltage selection and requires no external resistors.
What is the purpose of the exposed pad (Pin 65) on the LTC2287CUP#PBF?
The exposed pad (Pin 65) is internally connected to GND and must be soldered to a PCB thermal pad for both electrical grounding and thermal dissipation. Proper soldering reduces junction-to-board thermal resistance (θJA = 20°C/W), preventing thermal derating and ensuring sustained 40Msps operation within the 0°C to 70°C ambient range.
LTC2287CUP#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 64-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 10
- Sampling Rate (Per Second):
- 40M
- Number of Inputs:
- 2
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 2
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 2.7V ~ 3.4V
- Voltage - Supply, Digital:
- 2.7V ~ 3.4V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 64-QFN (9x9)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2287CUP#PBF FAQ
1.How can I place an order for LTC2287CUP#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2287CUP#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2287CUP#PBF reliable?
The price and inventory of LTC2287CUP#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2287CUP#PBF is usually 5 days.
3.What payment methods are accepted for LTC2287CUP#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2287CUP#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2287CUP#PBF?
LTC2287CUP#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2287CUP#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2287CUP#PBF?
For technical support, including LTC2287CUP#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2287CUP#PBF requirements.
6.How does Aetrix verify that LTC2287CUP#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2287CUP#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2287CUP#PBF meets industry standards.
7.What is the process for return or replacement of LTC2287CUP#PBF?
All LTC2287CUP#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2287CUP#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2287CUP#PBF part is unused and in its original packaging.
Return procedure for LTC2287CUP#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2287CUP#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
