Analog Devices Inc. LTC2287CUP#TRPBF
- Part No.:
- LTC2287CUP#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 64-WFQFN Exposed Pad
- Datasheet:
-
LTC2287CUP#TRPBF.pdf
- Description:
- IC ADC 10BIT PIPELINED 64QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,359
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2287CUP#TRPBF from Analog Devices (formerly Linear Technology) is a dual 10-bit, 40Msps low-noise analog-to-digital converter operating from a single 3V supply. It delivers 61.8dB SNR and 85dB SFDR at Nyquist, with 110dB channel isolation at 100MHz and 575MHz full-power bandwidth. Designed for high-fidelity signal digitization in communications and imaging systems.
For engineers reviewing the LTC2287CUP#TRPBF datasheet, LTC2287CUP#TRPBF pinout, LTC2287CUP#TRPBF application, or LTC2287CUP#TRPBF equivalent, key selection criteria include dual-channel sampling rate, SNR/SFDR trade-offs across input frequency, flexible 1VP-P to 2VP-P input range, clock duty cycle stabilization, and multiplexed vs. separate digital output bus configuration.
Technical Context
The LTC2287CUP#TRPBF implements a six-stage CMOS pipelined ADC architecture per channel, achieving 5-cycle pipeline latency and supporting independent or synchronized sampling via CLKA/CLKB inputs. Its internal 1.5V reference buffer (VCMA/VCMB), programmable SENSEA/SENSEB pins, and MODE-selectable offset binary/2's complement output format enable precise input range and data format control.
It integrates a clock duty cycle stabilizer that maintains performance across wide input clock duty cycles, and supports three power states: active (235mW), nap mode (15mW per channel), and shutdown (2mW per channel). The dual-channel design ensures >110dB crosstalk suppression up to 100MHz while maintaining matched gain (±0.3%FS) and offset (±2mV).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 10-bit with no missing codes - guarantees monotonic transfer function for accurate waveform reconstruction. |
| Sampling Rate | 40Msps - enables real-time digitization of signals up to 20MHz baseband bandwidth per channel. |
| SNR | 61.8dB at 5MHz input - defines minimum detectable signal level above quantization and thermal noise floor. |
| SFDR | 85dB at 5MHz input - determines largest spurious tone relative to full-scale signal, critical for spectral purity. |
| Channel Isolation | –110dB at 100MHz - prevents signal coupling between channels in time-interleaved or multi-path systems. |
| Power Dissipation | 235mW at 40Msps - enables thermally constrained PCB layouts without forced cooling in portable instrumentation. |
| Input Bandwidth | 575MHz full-power - supports direct RF sampling of L-band and lower microwave frequencies with minimal attenuation. |
Pinout & Package
Package: 64-lead (9mm × 9mm) plastic QFN with exposed GND pad (Pin 65) requiring soldering to PCB for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AINA+, AINA– | Channel A differential analog input | Accepts ±0.5V to ±1V input range; requires matched trace routing to preserve common-mode rejection. |
| CLKA, CLKB | Independent channel clock inputs | Positive-edge triggered; supports asynchronous or synchronous dual-channel sampling. |
| DA0–DA9, DB0–DB9 | 10-bit parallel digital outputs per channel | Configurable as separate buses or multiplexed via MUX pin; OVDD supports 0.5V–3.6V logic interfacing. |
| OEA, OEB | Output enable controls | Set high-impedance state independently per channel for bus sharing or power gating. |
| SHDNA, SHDNB | Per-channel shutdown control | Enables nap/sleep modes with defined power reduction (15mW or 2mW per channel). |
| MODE | Output format & duty cycle stabilizer select | Configures offset binary/2's complement output and enables/disables clock stabilizer for jitter-sensitive clocks. |
| SENSEA, SENSEB | Input range programming pins | Select ±0.5V (tie to VCMA/VCMB), ±1V (tie to VDD), or custom range (external voltage 0.5–1V). |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent 10-bit ADC cores | Enables simultaneous sampling of two analog signals without interleaving artifacts or timing skew. |
| Flexible 1VP-P to 2VP-P input range | Reduces need for external gain stages; accommodates varying sensor or RF front-end output levels. |
| Integrated clock duty cycle stabilizer | Eliminates external clock conditioning circuitry for non-50% duty cycle sources (e.g., PLL outputs). |
| Per-channel power management | Allows dynamic shutdown of inactive channel to cut system power by ~50% during burst-mode operation. |
| 110dB channel isolation at 100MHz | Supports high-density mixed-signal designs where adjacent channel coupling would degrade dynamic range. |
Applications
| Wireless Base Station Receiver | Medical Ultrasound Imaging |
|---|---|
Use Scenario: Digitizing I/Q downconverted RF signals in LTE/FDD-TDD infrastructure equipment with tight adjacent channel leakage ratio (ACLR) requirements. IC Role / Device Role / Timing Role: Dual-channel ADC captures quadrature baseband signals with matched gain/phase to preserve complex signal integrity. Use Value: 85dB SFDR ensures minimal distortion-induced interference in adjacent 5MHz LTE channels. | Use Scenario: Sampling echo return signals from phased-array transducers in portable ultrasound machines. IC Role / Device Role / Timing Role: Simultaneous acquisition of multiple beamformed channels with low aperture jitter (<0.2ps RMS) to maintain axial resolution. Use Value: 61.8dB SNR enables detection of weak tissue echoes buried in thermal noise at 15MHz center frequency. |
| Spectral Analysis Instrumentation | Portable Test & Measurement Equipment |
Use Scenario: Real-time FFT-based spectrum monitoring in EMI pre-compliance testers covering 10kHz–100MHz. IC Role / Device Role / Timing Role: High-input-bandwidth (575MHz) ADC digitizes wideband IF signals post-mixer, feeding FPGA-based FFT engines. Use Value: 110dB channel isolation prevents cross-talk between reference and DUT measurement paths in dual-channel analyzers. | Use Scenario: Battery-powered handheld oscilloscopes requiring low power consumption and high dynamic range. IC Role / Device Role / Timing Role: Dual ADC captures time-aligned voltage/current waveforms with independent nap-mode control to extend battery life. Use Value: 235mW total power at 40Msps allows >4 hours runtime on 2000mAh Li-ion pack with thermal margin. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9233BCPZ-40 | 12-bit, 40Msps, 69dB SNR, 82dB SFDR, 3.3V supply only | Higher resolution but lower SNR/SFDR; lacks clock duty cycle stabilizer and per-channel shutdown | Choose when 12-bit resolution outweighs SNR loss and clock conditioning is available externally. |
| LTC2289CUH#PBF | 10-bit, 80Msps, 62.5dB SNR, 85dB SFDR, same pinout family but higher speed grade | Double sampling rate with identical interface and power architecture; requires faster clock and FPGA processing | Choose when system bandwidth demand exceeds 40Msps and PCB layout supports higher-speed signal integrity. |
Compared with AD9233BCPZ-40 and LTC2289CUH#PBF, the LTC2287CUP#TRPBF offers superior SNR/SFDR at 40Msps with integrated clock stabilization and granular power control-making it optimal for noise-critical, thermally constrained dual-channel digitization where 10-bit resolution suffices.
Availability
LTC2287CUP#TRPBF is available at Aetrix Electronics and suitable for wireless infrastructure, medical imaging, spectral analysis, and portable instrumentation requiring stable component supply across extended production lifecycles.
Supply support for LTC2287CUP#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2287 belongs to Analog Devices' high-speed precision ADC product line, engineered for demanding digitization tasks where dynamic range, channel matching, and low power coexist in compact form factors.
FAQ
What is the maximum analog input frequency supported by the LTC2287CUP#TRPBF?
The LTC2287CUP#TRPBF features a 575MHz full-power bandwidth, meaning it can accurately digitize analog signals up to this frequency before amplitude roll-off exceeds 3dB. This enables direct sampling of L-band RF signals (e.g., GPS L1 at 1.575GHz aliased into baseband) when used with appropriate anti-alias filtering and clock jitter management. Performance metrics like SNR and SFDR are specified up to 140MHz input frequency.
Does the LTC2287CUP#TRPBF support both differential and single-ended analog inputs?
Yes, the LTC2287CUP#TRPBF supports both configurations. Differential input (via AINA+/AINA– and AINB+/AINB–) is recommended for optimal AC performance, delivering 61.8dB SNR and 85dB SFDR. Single-ended drive is possible but degrades harmonic distortion and reduces effective SNR by ~2–3dB due to common-mode noise susceptibility. Input common-mode voltage must be set to 0.5V–2.0V depending on configuration and reference selection.
How does the MODE pin affect the operation of the LTC2287CUP#TRPBF?
The MODE pin on the LTC2287CUP#TRPBF configures two independent functions: output data format (offset binary or 2's complement) and clock duty cycle stabilizer enable/disable. Ground selects offset binary + stabilizer off; 1/3 VDD selects offset binary + stabilizer on; 2/3 VDD selects 2's complement + stabilizer on; VDD selects 2's complement + stabilizer off. This pin affects both channels simultaneously and must be set during power-up initialization.
Can the LTC2287CUP#TRPBF operate with different supply voltages for analog and digital sections?
Yes, the LTC2287CUP#TRPBF uses separate supplies: VDD (2.7V–3.4V) powers the analog core and references, while OVDD (0.5V–3.6V) powers the digital output drivers. This allows interfacing with diverse logic families (e.g., 1.8V FPGA I/O or 3.3V microcontroller) without level shifters. OGND and GND must be connected together at a single point near the device to minimize ground bounce and ensure accurate reference stability.
What is the purpose of the SENSEA and SENSEB pins on the LTC2287CUP#TRPBF?
The SENSEA and SENSEB pins on the LTC2287CUP#TRPBF program the analog input range for each channel independently. Tying SENSEA to VCMA selects ±0.5V range; tying to VDD selects ±1V; applying an external voltage between 0.5V and 1.0V sets ±VSENSEA range. This eliminates external gain-setting resistors and enables dynamic range optimization per channel based on signal amplitude-critical in multi-sensor systems with varying output levels.
LTC2287CUP#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 64-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 10
- Sampling Rate (Per Second):
- 40M
- Number of Inputs:
- 2
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 2
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 2.7V ~ 3.4V
- Voltage - Supply, Digital:
- 2.7V ~ 3.4V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 64-QFN (9x9)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2287CUP#TRPBF FAQ
1.How can I place an order for LTC2287CUP#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2287CUP#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2287CUP#TRPBF reliable?
The price and inventory of LTC2287CUP#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2287CUP#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC2287CUP#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2287CUP#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2287CUP#TRPBF?
LTC2287CUP#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2287CUP#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2287CUP#TRPBF?
For technical support, including LTC2287CUP#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2287CUP#TRPBF requirements.
6.How does Aetrix verify that LTC2287CUP#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC2287CUP#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2287CUP#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC2287CUP#TRPBF?
All LTC2287CUP#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2287CUP#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2287CUP#TRPBF part is unused and in its original packaging.
Return procedure for LTC2287CUP#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2287CUP#TRPBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

