My Inquiry
My Account
Analog Devices Inc. LTC2290CUP#PBF
- Part No.:
- LTC2290CUP#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 64-WFQFN Exposed Pad
- Datasheet:
-
LTC2290CUP#PBF.pdf
- Description:
- IC ADC 12BIT PIPELINED 64QFN
- Quantity:
- Payment:
- Shipping:
Inventory:115
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2290CUP#PBF from Analog Devices (formerly Linear Technology) is a dual 12-bit, 10Msps low-power analog-to-digital converter operating from a single 3V supply (2.7V–3.4V), delivering 71.3dB SNR and 90dB SFDR at 5MHz input with 575MHz full-power bandwidth - deployed in high-fidelity spectral analysis and portable instrumentation signal chains.
For engineers reviewing the LTC2290CUP#PBF datasheet, LTC2290CUP#PBF pinout, LTC2290CUP#PBF application, or LTC2290CUP#PBF equivalent, key selection criteria include dual-channel synchronization, ±0.3LSB INL (typ), clock duty cycle stabilization support, multiplexed/parallel output bus flexibility, and 64-pin QFN thermal performance with exposed ground pad soldering requirement.
Technical Context
The LTC2290CUP#PBF implements a six-stage CMOS pipelined ADC architecture per channel, with pipeline latency of 5 cycles and aperture jitter of 0.2pm RMS. It supports differential or single-ended analog inputs across ±0.5V to ±1V ranges, programmable via SENSEA/SENSEB pins, and features independent shutdown (SHDNA/SHDNB) and output enable (OEA/OEB) controls per channel.
Its clock interface accepts single-ended CLKA/CLKB inputs with optional duty cycle stabilizer (enabled via MODE pin at 1/3 VDD), while digital outputs drive 0.5V–3.6V logic levels via separate OVDD supply. Channel isolation is specified at –110dB, and transition noise is 0.25LSBRMS.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit with no missing codes over temperature - guarantees monotonicity and full code coverage in closed-loop control or imaging histogram applications. |
| Sample Rate | 10Msps maximum - enables real-time digitization of baseband signals up to 5MHz Nyquist bandwidth without undersampling. |
| SNR / SFDR | 71.3dB SNR and 90dB SFDR at 5MHz input - supports >11-bit effective resolution in demanding communications receiver front-ends. |
| Supply & Power | Single 2.7V–3.4V analog supply; 120mW total power at 10Msps - allows battery-powered portable instrumentation with minimal thermal load. |
| Input Bandwidth | 575MHz full-power bandwidth - preserves fidelity of fast-rising transients and wideband RF IF signals without external anti-alias filtering. |
| INL / DNL | ±0.3LSB typical INL and ±0.15LSB typical DNL - ensures accurate amplitude linearity for precision measurement and calibration systems. |
| Channel Isolation | –110dB crosstalk - prevents signal bleed between channels in dual-path synchronous sampling architectures like I/Q demodulation. |
Pinout & Package
64-pin (9mm × 9mm) plastic QFN package with exposed GND pad (Pin 65) requiring PCB soldering for thermal and electrical integrity. Package meets JEDEC MO-220 standard and supports θJA = 20°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AINA+, AINA– | Channel A differential analog input | Accepts ±0.5V to ±1V differential signal; requires matched 100Ω source impedance for optimal SFDR. |
| CLKA, CLKB | Independent channel clock inputs | Single-ended positive-edge-triggered; duty cycle stabilizer configurable per MODE pin setting. |
| DA0–DA11, DB0–DB11 | Dual 12-bit parallel digital outputs | Multiplexed or separate bus operation controlled by MUX pin; MSB-aligned, offset binary or 2's complement format selectable. |
| OEA, OEB | Channel A/B output enable | Controls high-impedance state of respective output bus; used with SHDNA/SHDNB for nap/sleep mode sequencing. |
| SENSEA, SENSEB | Reference range programming inputs | Select ±0.5V (tie to VCMA/VCMB) or ±1V (tie to VDD) input range; determines full-scale gain and reference configuration. |
| MODE | Output format & duty cycle stabilizer control | Configures offset binary/2's complement output and enables/disables internal clock stabilizer (1/3 VDD = on + offset binary). |
| OF A, OFB | Channel A/B overflow/underflow flag | Open-drain active-high indicator of clipping events; used for automatic gain control or data validity monitoring. |
Key Features
| Feature | Design Value |
|---|---|
| Dual synchronized 12-bit conversion | Enables simultaneous sampling of I/Q or dual-sensor signals with <10ps inter-channel skew - critical for phase-coherent measurements. |
| Flexible reference and input range | ±0.5V or ±1V differential input range selected per channel via dedicated SENSE pins - simplifies front-end driver design across varying signal amplitudes. |
| Low-noise 575MHz input path | Preserves signal integrity for wideband IF sampling (e.g., 70MHz LTE carriers) without external amplification or filtering degradation. |
| Configurable output bus architecture | MUX pin selects either independent DA/DB buses or time-multiplexed single-bus operation - reduces FPGA I/O count in space-constrained designs. |
| Multi-level power management | Three operational states: normal (120mW), nap (15mW/channel), shutdown (2mW/channel) - extends battery life in portable test equipment. |
Applications
| Spectral Analysis Systems | Portable Instrumentation |
|---|---|
Use Scenario: Real-time FFT-based frequency domain analysis of RF emissions or vibration spectra in handheld spectrum analyzers. IC Role / Device Role / Timing Role: Dual-channel ADC captures synchronized I/Q baseband samples at 10Msps for coherent 8192-point FFT processing. Use Value: 90dB SFDR enables detection of weak spurs 90dB below strong interferers; 575MHz bandwidth supports direct sampling of UHF bands. |
Use Scenario: Battery-powered oscilloscope or waveform recorder with dual analog inputs for comparative signal monitoring. IC Role / Device Role / Timing Role: LTC2290CUP#PBF digitizes two independent sensor or probe channels simultaneously with sub-0.3LSB INL linearity. Use Value: 120mW total power and nap-mode capability extend runtime; multiplexed bus reduces MCU interface complexity. |
| Wireless Communication Receivers | Imaging Signal Chains |
Use Scenario: Direct-conversion receiver front-end in point-to-point microwave links, digitizing complex IF signals at 70MHz. IC Role / Device Role / Timing Role: Dual ADC serves as I/Q demodulator interface, sampling quadrature-mixed signals with –110dB channel isolation. Use Value: High channel isolation prevents image leakage; 71.3dB SNR ensures >11-bit ENOB for 64-QAM demodulation. |
Use Scenario: Medical ultrasound or industrial NDT system capturing echo return signals from dual transducer arrays. IC Role / Device Role / Timing Role: LTC2290CUP#PBF acquires time-aligned RF echo bursts from two receive paths for beamforming correlation. Use Value: 5-cycle pipeline latency enables deterministic timing alignment; low transition noise (0.25LSBRMS) preserves dynamic contrast in B-mode imaging. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel 12-bit ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC2292CUP#PBF | Higher 40Msps sample rate, same 12-bit resolution and QFN-64 package; 72.5dB SNR, 88dB SFDR at 5MHz. | Better suited for wider IF bandwidths (e.g., 20MHz LTE) but consumes 280mW - not viable for battery operation. | Select when higher throughput is required and power budget allows; pin-compatible but requires layout review for thermal dissipation. |
| ADS5272IPFP | Texas Instruments dual 12-bit, 40Msps ADC; 70.5dB SNR, 85dB SFDR; uses 64-pin HTQFP with different pinout and 1.8V/3.3V dual supplies. | Requires level-shifting for 3V-only systems; lacks integrated clock duty cycle stabilizer and independent channel shutdown. | Choose for TI ecosystem integration or where 1.8V digital interface is mandatory; not drop-in - redesign of power and routing needed. |
Compared with LTC2292CUP#PBF and ADS5272IPFP, the LTC2290CUP#PBF offers optimal balance of ultra-low power (120mW), proven 10Msps performance stability, and flexible per-channel power/control - making it uniquely suitable for portable, thermally constrained, or dual-channel synchronized acquisition where 40Msps is unnecessary.
Availability
LTC2290CUP#PBF is available at Aetrix Electronics and suitable for spectral analysis systems, portable instrumentation, wireless communication receivers, and imaging signal chains requiring stable component supply, long-term obsolescence mitigation, and traceable sourcing.
Supply support for LTC2290CUP#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, communications, and industrial markets.
The LTC2290CUP#PBF belongs to Linear's high-speed precision ADC family designed specifically for demanding dual-channel, low-power digitization in portable and embedded test/measurement systems - emphasizing thermal efficiency, AC performance consistency, and flexible interface configurability.
FAQ
What is the operating temperature range for the LTC2290CUP#PBF?
The LTC2290CUP#PBF is rated for commercial temperature operation from 0°C to 70°C. This grade is validated per the "C" suffix in the part number and aligns with the LTC2290C specification in the datasheet. It is not rated for industrial (–40°C to 85°C) or extended ranges unless explicitly ordered as LTC2290IUP#PBF.
Does the LTC2290CUP#PBF support single-ended analog inputs?
Yes, the LTC2290CUP#PBF supports single-ended analog inputs: drive AIN+ with the signal and tie AIN– to VCM (1.5V) or a quiet reference between 0.5V and 1.5V. However, harmonic distortion and INL degrade versus differential drive - SNR and DNL remain unaffected per datasheet characterization.
How is the clock duty cycle stabilizer enabled on the LTC2290CUP#PBF?
The clock duty cycle stabilizer on the LTC2290CUP#PBF is enabled by applying 1/3 VDD (≈1V) to the MODE pin. This setting also configures offset binary output format. Disabling requires tying MODE to GND (stabilizer off, offset binary) or VDD (stabilizer off, 2's complement).
What is the purpose of the exposed pad (Pin 65) on the LTC2290CUP#PBF?
The exposed pad (Pin 65) on the LTC2290CUP#PBF is electrically and thermally connected to GND. It must be soldered to a PCB copper pour tied to system ground to achieve specified θJA = 20°C/W and ensure stable operation under full-load conditions - omission causes thermal derating and potential parametric shift.
Can the LTC2290CUP#PBF operate with separate analog and digital supply voltages?
Yes - the LTC2290CUP#PBF uses VDD (2.7V–3.4V) for analog circuitry and OVDD (0.5V–3.6V) for digital output drivers. This allows interfacing with 1.8V, 2.5V, or 3.3V logic families independently of the analog supply, enhancing system-level voltage domain partitioning and noise isolation.
LTC2290CUP#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 64-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 10M
- Number of Inputs:
- 2
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 2
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 2.7V ~ 3.4V
- Voltage - Supply, Digital:
- 2.7V ~ 3.4V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 64-QFN (9x9)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2290CUP#PBF FAQ
1.How can I place an order for LTC2290CUP#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2290CUP#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2290CUP#PBF reliable?
The price and inventory of LTC2290CUP#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2290CUP#PBF is usually 5 days.
3.What payment methods are accepted for LTC2290CUP#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2290CUP#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2290CUP#PBF?
LTC2290CUP#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2290CUP#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2290CUP#PBF?
For technical support, including LTC2290CUP#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2290CUP#PBF requirements.
6.How does Aetrix verify that LTC2290CUP#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2290CUP#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2290CUP#PBF meets industry standards.
7.What is the process for return or replacement of LTC2290CUP#PBF?
All LTC2290CUP#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2290CUP#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2290CUP#PBF part is unused and in its original packaging.
Return procedure for LTC2290CUP#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2290CUP#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
