My Inquiry
My Account
Analog Devices Inc. LTC2290IUP#PBF
- Part No.:
- LTC2290IUP#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 64-WFQFN Exposed Pad
- Datasheet:
-
LTC2290IUP#PBF.pdf
- Description:
- IC ADC 12BIT PIPELINED 64QFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,941
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2290IUP#PBF from Analog Devices (formerly Linear Technology) is a dual 12-bit, 10Msps low-power analog-to-digital converter operating from a single 3V supply (2.7V–3.4V), delivering 71.3dB SNR and 90dB SFDR at 5MHz input with 110dB channel isolation - designed for high-fidelity digitization in imaging and broadband communications systems.
For engineers reviewing the LTC2290IUP#PBF datasheet, LTC2290IUP#PBF pinout, LTC2290IUP#PBF application, or LTC2290IUP#PBF equivalent, key selection considerations include its dual-channel pipelined architecture, flexible ±0.5V to ±1V differential input range, clock duty cycle stabilizer, multiplexed/parallel output bus options, and QFN-64 package with exposed thermal pad.
Technical Context
The LTC2290IUP#PBF implements a six-stage CMOS pipelined ADC architecture per channel, achieving 5-cycle pipeline latency and supporting simultaneous sampling via independent CLKA/CLKB inputs or synchronized operation with shared clock and MUX control. Its internal 1.5V bandgap reference enables programmable input ranges through SENSEA/SENSEB pins.
It integrates a clock duty cycle stabilizer to maintain AC performance across wide input clock duty cycles, separate OVDD-supplied digital output drivers (0.5V–3.6V logic compatibility), and configurable output formats (offset binary or 2's complement) via the MODE pin - all while maintaining DC accuracy of ±0.3LSB INL and ±0.15LSB DNL over temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit with no missing codes - guarantees monotonicity and full code coverage across operating temperature. |
| Sample Rate | 10Msps maximum - supports real-time digitization of baseband and IF signals up to 575MHz full-power bandwidth. |
| SNR / SFDR | 71.3dB SNR and 90dB SFDR at 5MHz - enables high dynamic range signal capture in spectral analysis and wireless receivers. |
| Supply & Power | Single 2.7V–3.4V analog supply; 120mW typical total power - simplifies power design and reduces thermal load in portable instrumentation. |
| Channel Isolation | 110dB crosstalk - ensures minimal inter-channel interference in dual-signal acquisition such as I/Q demodulation. |
| Input Range | Programmable ±0.5V to ±1V differential (via SENSE pins) - allows optimization for signal amplitude and noise floor in varying front-end configurations. |
| Operating Temp | –40°C to +85°C (Industrial grade) - validated for reliable operation in embedded industrial and telecom infrastructure environments. |
Pinout & Package
Package: 64-lead (9mm × 9mm) plastic QFN with exposed GND pad (Pin 65), θJA = 20°C/W. Exposed pad must be soldered to PCB ground for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AINA+, AINA– AINB+, AINB– | Differential analog inputs (Ch A/B) | Accept ±0.5V to ±1V differential signals; require matched 100Ω source impedance for optimal SFDR. |
| CLKA, CLKB | Independent sample clock inputs | Positive-edge triggered; support asynchronous or synchronized dual-channel sampling. |
| DA0–DA11, DB0–DB11 | 12-bit parallel digital outputs (Ch A/B) | Configurable via MUX pin to share one bus or operate on separate buses; OVDD-referenced (0.5V–3.6V). |
| SHDNA, SHDNB OEA, OEB | Per-channel shutdown & output enable | Enable nap mode (15mW/channel) or shutdown (2mW/channel); support independent channel power gating. |
| MODE, MUX | Output format & bus configuration control | MODE selects offset binary/2's complement and enables clock duty cycle stabilizer; MUX swaps output bus assignment. |
| SENSEA, SENSEB | Input range programming inputs | Set ±0.5V (tie to VCMA/VCMB) or ±1V (tie to VDD) full-scale range - defines LSB size and dynamic headroom. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent ADC cores | Enables true simultaneous sampling for I/Q data acquisition or stereo signal processing without time skew. |
| Integrated clock duty cycle stabilizer | Maintains 71.3dB SNR across 5%–95% input clock duty cycle - eliminates need for external clock conditioning circuitry. |
| Flexible output bus architecture | MUX-selectable single-bus or dual-bus operation reduces PCB trace count and interface complexity in space-constrained designs. |
| Programmable input common-mode & range | VCM pins provide 1.5V bias; SENSE pins configure ±0.5V/±1V range - simplifies front-end driver design and improves system SNR matching. |
| Low 0.25LSBRMS transition noise | Minimizes quantization uncertainty in precision measurement applications such as portable oscilloscopes and medical imaging. |
Applications
| Wireless Baseband Receiver | Medical Ultrasound Imaging |
|---|---|
Use Scenario: Digitizing I/Q downconverted RF signals in LTE/FDD-TDD infrastructure equipment with tight adjacent-channel rejection requirements. IC Role / Device Role / Timing Role: Dual-channel ADC captures in-phase and quadrature components simultaneously with 110dB isolation to prevent crosstalk-induced image artifacts. Use Value: 90dB SFDR at 70MHz input enables clean separation of closely spaced carriers; 10Msps rate supports 5MHz instantaneous bandwidth per channel. |
Use Scenario: High-resolution beamforming in portable ultrasound systems requiring low power and compact form factor. IC Role / Device Role / Timing Role: Digitizes echo return signals from multiple transducer elements with precise timing alignment and minimal inter-channel phase error. Use Value: 71.3dB SNR preserves weak tissue echo fidelity; 120mW total power enables battery-operated handheld devices with >4-hour runtime. |
| Spectral Analysis Instrumentation | Portable Test & Measurement Equipment |
Use Scenario: Real-time FFT-based spectrum monitoring in field-deployable EMI analyzers covering 1kHz–100MHz bands. IC Role / Device Role / Timing Role: Captures wideband analog inputs with 575MHz full-power bandwidth and low aperture jitter (0.2psRMS) for accurate frequency-domain representation. Use Value: 110dB channel isolation prevents leakage between reference and DUT channels during ratio measurements; ±0.3LSB INL ensures amplitude accuracy across calibration curves. |
Use Scenario: Embedded digitizer module in handheld oscilloscopes or signal analyzers requiring high DC accuracy and low thermal drift. IC Role / Device Role / Timing Role: Serves as main acquisition engine with programmable input range and internal reference - eliminating external precision references. Use Value: ±2mV offset matching and ±0.5%FS gain matching between channels simplify two-channel differential measurements; industrial temp grade ensures lab-to-field consistency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9233BCPZ-105 | 12-bit, 105Msps, single-channel; requires external dual-channel interleaving; higher power (320mW) | Better suited for high-speed single-stream applications (e.g., radar pulse capture); lacks native dual-channel synchronization | Select when >10Msps aggregate throughput is required and board space allows discrete channel alignment circuitry. |
| LTC2292IUP#PBF | Same pinout, 12-bit, 40Msps; 3× higher sample rate; 220mW power; identical feature set and interface | Drop-in upgrade path for designs needing higher bandwidth without layout change - e.g., upgrading from 5MHz to 20MHz IF sampling | Choose for future-proofing where higher Nyquist zone coverage or improved alias rejection is needed. |
Compared with AD9233BCPZ-105 and LTC2292IUP#PBF, the LTC2290IUP#PBF offers optimal balance of ultra-low power (120mW), guaranteed dual-channel timing coherence, and industrial temperature support - making it uniquely suitable for battery-powered and thermally constrained dual-signal acquisition systems.
Availability
LTC2290IUP#PBF is available at Aetrix Electronics and suitable for wireless infrastructure, medical imaging, portable instrumentation, and spectral analysis applications requiring stable component supply and long-term industrial-grade availability.
Supply support for LTC2290IUP#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2290IUP#PBF belongs to ADI's high-speed precision ADC product line, engineered specifically for low-power, dual-channel digitization in demanding imaging and communications systems where timing integrity and channel matching are critical.
FAQ
What is the operating temperature range of the LTC2290IUP#PBF?
The LTC2290IUP#PBF is rated for industrial operation from –40°C to +85°C. This specification is guaranteed across all key AC and DC parameters including SNR, SFDR, INL, and DNL - enabling reliable deployment in outdoor telecom equipment, factory-floor test instruments, and mobile medical devices without derating.
Does the LTC2290IUP#PBF support single-ended analog input?
Yes, the LTC2290IUP#PBF supports single-ended input: drive AIN+ with the signal and tie AIN– to VCM (1.5V) or a quiet reference between 0.5V and 1.5V. However, harmonic distortion and INL degrade versus differential mode; SNR and DNL remain unchanged. For best performance, differential drive is strongly recommended.
How does the clock duty cycle stabilizer function in the LTC2290IUP#PBF?
The LTC2290IUP#PBF's clock duty cycle stabilizer, enabled by setting MODE to 1/3 VDD, internally reshapes asymmetric input clocks to near 50% duty cycle. This maintains 71.3dB SNR even with 5%–95% input duty cycle - eliminating external clock dividers or delay-locked loops in systems using microcontroller-generated clocks or recovered data clocks.
Can the LTC2290IUP#PBF drive 1.8V logic interfaces?
Yes, the LTC2290IUP#PBF supports 1.8V logic: configure OVDD = 1.8V and verify VOL ≤ 0.09V and VOH ≥ 1.79V at IO = ±200µA. Output drivers are fully specified down to 0.5V OVDD, enabling direct interfacing with modern low-voltage FPGAs and ASICs without level shifters.
What is the purpose of the exposed pad (Pin 65) on the LTC2290IUP#PBF?
The exposed pad (Pin 65) on the LTC2290IUP#PBF is electrically connected to GND and serves dual thermal and electrical functions. It must be soldered to a PCB copper pour tied to system ground to achieve θJA = 20°C/W and ensure stable reference and analog performance - omission causes thermal throttling and increased noise floor.
LTC2290IUP#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 64-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 10M
- Number of Inputs:
- 2
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 2
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 2.7V ~ 3.4V
- Voltage - Supply, Digital:
- 2.7V ~ 3.4V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 64-QFN (9x9)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2290IUP#PBF FAQ
1.How can I place an order for LTC2290IUP#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2290IUP#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2290IUP#PBF reliable?
The price and inventory of LTC2290IUP#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2290IUP#PBF is usually 5 days.
3.What payment methods are accepted for LTC2290IUP#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2290IUP#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2290IUP#PBF?
LTC2290IUP#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2290IUP#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2290IUP#PBF?
For technical support, including LTC2290IUP#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2290IUP#PBF requirements.
6.How does Aetrix verify that LTC2290IUP#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2290IUP#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2290IUP#PBF meets industry standards.
7.What is the process for return or replacement of LTC2290IUP#PBF?
All LTC2290IUP#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2290IUP#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2290IUP#PBF part is unused and in its original packaging.
Return procedure for LTC2290IUP#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2290IUP#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
