Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Data Acquisition > Analog to Digital Converters (ADC)

Analog Devices Inc. LTC2291CUP#TRPBF

Name: LTC2291CUP#TRPBF
Brand: Analog Devices Inc.
SKU: LTC2291CUP#TRPBF
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: LTC2291CUP#TRPBF

Manufacturer:: Analog Devices Inc.

Category:: Analog to Digital Converters (ADC)

Package:: 64-WFQFN Exposed Pad

Datasheet:: LTC2291CUP#TRPBF.pdf

Description:: IC ADC 12BIT PIPELINED 64QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,153

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

LTC2291CUP#TRPBF from Analog Devices (formerly Linear Technology) is a dual 12-bit, 25Msps low-power analog-to-digital converter operating from a single 3V supply. It delivers 71.4dB SNR, 90dB SFDR at 5MHz input, and 110dB channel isolation at 100MHz, with ±0.3LSB INL and 0.25LSB_RMS transition noise. It serves as the front-end digitizer in portable instrumentation and spectral analysis systems requiring high dynamic range at moderate sampling rates.

For engineers reviewing the LTC2291CUP#TRPBF datasheet, LTC2291CUP#TRPBF pinout, LTC2291CUP#TRPBF application, or LTC2291CUP#TRPBF equivalent, key selection criteria include its 25Msps sample rate, dual-channel 12-bit resolution, integrated clock duty cycle stabilizer, flexible ±0.5V to ±1V differential input range, and 64-pin QFN package with separate analog/digital supplies.

Technical Context

The LTC2291CUP#TRPBF implements a six-stage CMOS pipelined ADC architecture with 5-cycle pipeline latency. Each channel features independent sample-and-hold with 575MHz full-power bandwidth and supports either separate or multiplexed digital output buses via the MUX pin.

It integrates programmable reference configuration through SENSEA/SENSEB pins, selectable output format (offset binary or 2's complement) and clock duty cycle stabilization via the MODE pin. DC accuracy is maintained across temperature with ±0.3LSB typical INL and ±0.15LSB typical DNL, and no missing codes over 0°C to 70°C.

Key Specifications

Parameter	Value and Actual Design Meaning
Resolution	12-bit with no missing codes - guarantees monotonic transfer function for precision measurement.
Sample Rate	25Msps - enables Nyquist-limited signal capture up to 12.5MHz without aliasing.
SNR	71.4dBFS at 5MHz - provides >11.8 effective bits for high-fidelity baseband digitization.
SFDR	90dBc at 5MHz - suppresses spurious content critical for spectral purity in communications receivers.
Power Dissipation	150mW at 25Msps - enables thermally constrained portable and battery-powered designs.
Input Bandwidth	575MHz - supports wideband IF sampling of RF signals up to ~287MHz (–3dB point).
Channel Isolation	110dB at 100MHz - prevents crosstalk-induced measurement error in dual-signal acquisition.

Pinout & Package

64-lead (9mm × 9mm) plastic QFN package with exposed thermal pad (Pin 65 = GND), rated for 0°C to 70°C operation. Requires soldering of exposed pad to PCB ground plane for thermal and electrical performance.

Pin/Terminal	Circuit Role	Design Meaning
AINA+, AINA– AINB+, AINB–	Differential analog inputs (Ch A/B)	Accept ±0.5V to ±1V differential signals; require matched layout for optimal CMRR and harmonic suppression.
CLKA, CLKB	Independent sampling clock inputs	Positive-edge triggered; support asynchronous dual-channel sampling or synchronized operation when tied together.
DA0–DA11, DB0–DB11	12-bit parallel digital outputs (Ch A/B)	Configurable MSB-first offset binary or 2's complement; OVDD supports 0.5V–3.6V logic interfacing.
MUX, MODE, SHDNA/SHDNB, OEA/OEB	Functional control inputs	Enable bus multiplexing, output format selection, shutdown/napping modes, and output enable - all configurable without external logic.
REFHA/REFLA, REFLB/REFHB	Channel A/B reference terminals	Support internal or external reference; require dedicated 0.1µF + 2.2µF + 1µF bypassing per pair for noise immunity.
SENSEA, SENSEB	Input range programming pins	Set ±0.5V (to VCMA/VCMB), ±1V (to VDD), or custom range (external 0.5–1V) - directly configures full-scale voltage.

Key Features

Feature	Design Value
Integrated dual 12-bit ADCs	Eliminates need for two discrete converters, reducing board area, BOM count, and inter-channel skew.
Single 3V supply (2.7V–3.4V)	Reduces system power architecture complexity and enables direct interface with common LDOs.
Flexible input range (1V_P-P to 2V_P-P)	Allows optimization for signal chain SNR or headroom without external gain/attenuation stages.
Clock duty cycle stabilizer	Enables high AC performance even with non-50% clock duty cycles - relaxes clock source requirements.
Shutdown and nap modes	Reduces power to 2mW (shutdown) or 15mW (nap) per channel - extends battery life in intermittent-acquisition systems.
110dB channel isolation at 100MHz	Preserves signal integrity in simultaneous dual-input applications like I/Q demodulation or differential sensing.

Applications

Wireless Spectrum Monitoring	Portable Ultrasound Beamforming
Use Scenario: Real-time RF spectrum scanning in handheld field analyzers covering 0–12.5MHz instantaneous bandwidth. IC Role / Device Role / Timing Role: Dual-channel ADC digitizing downconverted IF signals with precise phase coherence for FFT-based spectral estimation. Use Value: 71.4dB SNR and 90dB SFDR ensure accurate amplitude/frequency detection of weak adjacent-channel interferers.	Use Scenario: Multi-element ultrasound transducer data acquisition in battery-powered diagnostic probes. IC Role / Device Role / Timing Role: Simultaneous sampling of echo return channels with matched latency and gain for digital beam steering. Use Value: 110dB channel isolation prevents cross-talk between adjacent transducer elements, preserving image resolution.
Industrial Vibration Analysis	Communications Signal Intelligence
Use Scenario: Condition monitoring of rotating machinery using dual-sensor acceleration inputs sampled at 25Msps. IC Role / Device Role / Timing Role: High-fidelity digitization of broadband mechanical vibration signatures for time-domain and envelope analysis. Use Value: 575MHz input bandwidth captures harmonics beyond fundamental fault frequencies, enabling early bearing defect detection.	Use Scenario: Low-SWaP SIGINT receiver capturing burst-mode narrowband signals in tactical radios. IC Role / Device Role / Timing Role: Dual-channel IF digitizer supporting I/Q sampling or diversity reception with minimal latency jitter. Use Value: 0.25LSB_RMS transition noise and ±0.3LSB INL preserve modulation fidelity for QPSK/16-QAM demodulation accuracy.

Wireless Spectrum Monitoring

Portable Ultrasound Beamforming

Use Scenario: Real-time RF spectrum scanning in handheld field analyzers covering 0–12.5MHz instantaneous bandwidth.

IC Role / Device Role / Timing Role: Dual-channel ADC digitizing downconverted IF signals with precise phase coherence for FFT-based spectral estimation.

Use Value: 71.4dB SNR and 90dB SFDR ensure accurate amplitude/frequency detection of weak adjacent-channel interferers.

Use Scenario: Multi-element ultrasound transducer data acquisition in battery-powered diagnostic probes.

IC Role / Device Role / Timing Role: Simultaneous sampling of echo return channels with matched latency and gain for digital beam steering.

Use Value: 110dB channel isolation prevents cross-talk between adjacent transducer elements, preserving image resolution.

Industrial Vibration Analysis

Communications Signal Intelligence

Use Scenario: Condition monitoring of rotating machinery using dual-sensor acceleration inputs sampled at 25Msps.

IC Role / Device Role / Timing Role: High-fidelity digitization of broadband mechanical vibration signatures for time-domain and envelope analysis.

Use Value: 575MHz input bandwidth captures harmonics beyond fundamental fault frequencies, enabling early bearing defect detection.

Use Scenario: Low-SWaP SIGINT receiver capturing burst-mode narrowband signals in tactical radios.

IC Role / Device Role / Timing Role: Dual-channel IF digitizer supporting I/Q sampling or diversity reception with minimal latency jitter.

Use Value: 0.25LSB_RMS transition noise and ±0.3LSB INL preserve modulation fidelity for QPSK/16-QAM demodulation accuracy.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-channel ADC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
LTC2292CUP#TRPBF	Higher 40Msps sample rate; 235mW power; identical 12-bit resolution and QFN-64 package.	Required where wider instantaneous bandwidth (>12.5MHz) or faster transient capture is needed.	Select when system clock budget allows higher sampling and thermal design accommodates +85mW.
AD9222BCPZ-25	12-bit, 25Msps, but single-channel only; uses 48-lead LFCSP; lacks integrated clock stabilizer and multiplexed bus option.	Suitable only for single-input systems; requires two units and external timing coordination for dual-channel use.	Choose only if footprint constraints prohibit 64-pin QFN or dual-channel synchronization is handled externally.

Compared with LTC2292CUP#TRPBF and AD9222BCPZ-25, the LTC2291CUP#TRPBF uniquely balances dual-channel integration, 25Msps capability, ultra-low 150mW power, and on-chip clock conditioning - making it optimal for space- and power-constrained instrumentation where 12.5MHz instantaneous bandwidth suffices.

Availability

LTC2291CUP#TRPBF is available at Aetrix Electronics and suitable for wireless spectrum monitoring, portable ultrasound beamforming, and industrial vibration analysis requiring stable component supply and guaranteed long-term manufacturability.

Supply support for LTC2291CUP#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.

The LTC2291CUP#TRPBF belongs to ADI's high-speed precision ADC product line, designed specifically for demanding instrumentation and communications applications where dual-channel coherence, low power, and wide dynamic range are essential.

FAQ

What is the operating temperature range for the LTC2291CUP#TRPBF?

The LTC2291CUP#TRPBF is specified for commercial-grade operation from 0°C to 70°C ambient temperature. This range is indicated by the "C" suffix in the part number and is validated across all AC and DC specifications in the datasheet, including SNR, SFDR, INL, and power consumption. The device uses internal thermal protection and is rated for continuous operation within this range when mounted with proper PCB thermal vias to the exposed pad.

Does the LTC2291CUP#TRPBF support single-ended analog inputs?

Yes, the LTC2291CUP#TRPBF supports single-ended analog inputs, though differential drive is recommended for optimal AC performance. When configured for single-ended mode, the input common-mode voltage must be set between 0.5V and 2.0V (per datasheet Note 7), and harmonic distortion will be higher than in differential mode. The SENSEA/SENSEB pins still determine full-scale range, and the REFHA/REFLA reference network remains required for biasing.

How does the clock duty cycle stabilizer affect timing in the LTC2291CUP#TRPBF?

The clock duty cycle stabilizer in the LTC2291CUP#TRPBF actively corrects non-50% duty cycle clocks to maintain aperture jitter below 0.2ps_RMS, preserving SNR at full 25Msps sample rate. When enabled (via MODE pin at 1/3 VDD or 2/3 VDD), it reduces t_L and t_H minimum pulse widths to 5ns, allowing robust operation with asymmetric clocks from PLLs or FPGA outputs without external duty cycle correction circuitry.

Can the LTC2291CUP#TRPBF drive standard 3.3V CMOS logic directly?

Yes, the LTC2291CUP#TRPBF can drive standard 3.3V CMOS logic directly when OVDD is set to 3.3V. Its digital outputs guarantee VOH ≥ 2.99V and VOL ≤ 0.4V at IO = ±1.6mA, meeting 3.3V CMOS VIH/VIL thresholds. Output drive strength is 50mA sink/source, and the OVDD supply is independent of VDD, allowing seamless interfacing with mixed-voltage FPGA or ASIC I/O banks.

What is the purpose of the SENSEA and SENSEB pins on the LTC2291CUP#TRPBF?

The SENSEA and SENSEB pins on the LTC2291CUP#TRPBF configure the full-scale differential input range per channel: connecting to VCMA/VCMB selects ±0.5V, to VDD selects ±1V, and applying an external 0.5–1.0V reference sets ±V_SENSE. This eliminates external gain-setting resistors and enables software-configurable input scaling - critical for multi-range instrumentation where signal amplitude varies significantly across measurement modes.

LTC2291CUP#TRPBF Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: -

Package/Case:: 64-WFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Number of Bits:: 12

Sampling Rate (Per Second):: 25M

Number of Inputs:: 2

Input Type:: Differential, Single Ended

Data Interface:: Parallel

Configuration:: S/H-ADC

Ratio - S/H:ADC:: 1:1

Number of A/D Converters:: 2

Architecture:: Pipelined

Reference Type:: External, Internal

Voltage - Supply, Analog:: 2.7V ~ 3.4V

Voltage - Supply, Digital:: 2.7V ~ 3.4V

Features:: Simultaneous Sampling

Operating Temperature:: 0°C ~ 70°C

Supplier Device Package:: 64-QFN (9x9)

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

LTC2291CUP#TRPBF FAQ

1.How can I place an order for LTC2291CUP#TRPBF through Aetrix?

Please submit a Request for Quotation (RFQ) for LTC2291CUP#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for LTC2291CUP#TRPBF reliable?

The price and inventory of LTC2291CUP#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2291CUP#TRPBF is usually 5 days.

3.What payment methods are accepted for LTC2291CUP#TRPBF?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2291CUP#TRPBF transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for LTC2291CUP#TRPBF?

LTC2291CUP#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your LTC2291CUP#TRPBF order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for LTC2291CUP#TRPBF?

For technical support, including LTC2291CUP#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2291CUP#TRPBF requirements.

6.How does Aetrix verify that LTC2291CUP#TRPBF is sourced from the original manufacturer or authorized distributors?

All LTC2291CUP#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2291CUP#TRPBF meets industry standards.

7.What is the process for return or replacement of LTC2291CUP#TRPBF?

All LTC2291CUP#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2291CUP#TRPBF, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The LTC2291CUP#TRPBF part is unused and in its original packaging.

Return procedure for LTC2291CUP#TRPBF:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…