Analog Devices Inc. LTC2310IMSE-12#PBF
- Part No.:
- LTC2310IMSE-12#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-TFSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
LTC2310IMSE-12#PBF.pdf
- Description:
- IC ADC 12BIT SAR 16MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,624
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2310IMSE-12#PBF from Analog Devices (formerly Linear Technology) is a 12-bit + sign successive approximation register (SAR) analog-to-digital converter with differential inputs, 2 Msps throughput, ±1 LSB INL guaranteed, 73 dB SNR typical at 500 kHz, and wide 0 V to VDD common mode input range. It operates from a single 3.3 V or 5 V supply and integrates a low-drift 4.096 V internal reference-ideal for high-speed data acquisition in industrial motor control and optical networking systems.
For engineers reviewing the LTC2310IMSE-12#PBF datasheet, LTC2310IMSE-12#PBF pinout, LTC2310IMSE-12#PBF application, or LTC2310IMSE-12#PBF equivalent, key selection criteria include guaranteed no-missing-codes operation over –40°C to +85°C, CMOS/LVDS SPI-compatible serial interface configurability, differential input voltage range of ±4.096 V, and power dissipation of 35 mW at 5 V - all within a compact 16-lead MSOP package.
Technical Context
The LTC2310IMSE-12#PBF implements a 13-bit SAR architecture with 2's complement output coding, achieving zero-cycle latency and full 12-bit resolution without missing codes across its operating temperature range. Its differential sampling switch network features 10 pF input capacitance and ~15 Ω on-resistance, enabling robust acquisition of bipolar, unipolar, and pseudo-differential signals without external configuration.
Internal timing is synchronized to the CNV falling edge, initiating conversion followed by immediate readout via SCK-driven serial transfer. The device supports dual I/O modes: CMOS (single-ended SDO+/SCK+) or LVDS (differential SDO±/SCK±), with OVDD configurable from 1.71 V to 2.5 V - allowing seamless interfacing with FPGAs, DSPs, or microcontrollers operating at 1.8 V or 2.5 V logic levels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit + sign (13-bit 2's complement output); delivers 32,768 discrete levels with guaranteed no missing codes. |
| Sampling Rate | 2 Msps maximum; enables real-time digitization of signals up to 1 MHz Nyquist bandwidth. |
| INL | ±1 LSB guaranteed over –40°C to +85°C; ensures monotonicity and accurate end-point linearity in closed-loop control. |
| SNR | 73 dB typical at fIN = 500 kHz; supports >11.8 effective number of bits (ENOB) for precision measurement. |
| Input Range | ±4.096 V differential (8 VP–P) with 0 V to VDD common mode; accepts signals referenced anywhere between GND and VDD. |
| Power Dissipation | 35 mW at VDD = 5 V, 2 Msps; reduces to 0.5 µW in sleep mode for intermittent sensing applications. |
| Reference | Integrated 4.096 V ±0.34% (typ) temperature-compensated reference with 20 ppm/°C max drift; eliminates need for external precision reference. |
Pinout & Package
Package: 16-lead plastic MSOP (4 mm × 5 mm), exposed pad (Pin 17) soldered to ground plane for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1, 5, 8, 11, 17) | Ground reference and thermal path | Multiple dedicated ground pins and exposed pad ensure low-impedance return path and stable ADC reference; mandatory for specified SNR/THD performance. |
| REFIN (Pin 2) | 1.25 V buffered reference I/O | Outputs 1.25 V nominal; grounding disables REFOUT buffer to allow external reference injection into REFOUT pin. |
| REFOUT (Pin 3) | 4.096 V internal reference output | Provides stable, low-drift reference for ADC core; requires 10 µF ceramic decoupling; can be overdriven externally when REFIN = GND. |
| VDD (Pin 4) | Analog and digital core supply | Accepts 3.3 V or 5 V single supply; powers SAR core, reference, and internal LDO; bypassed with 1 µF ceramic capacitor. |
| AIN+, AIN– (Pins 6, 7) | Differential analog input terminals | Sample differential voltage (±REFOUT) with 0 V to VDD common mode; modeled as 15 Ω series R + 10 pF to GND; tolerate ESD clamping to rails. |
| CNV (Pin 9) | Convert initiation trigger | TTL-compatible input; falling edge starts conversion and initiates readout; timing-critical for jitter-sensitive applications. |
| CMOS/LVDS (Pin 10) | I/O interface mode select | Ground = CMOS mode; tie to OVDD = LVDS mode; float = low-power LVDS; determines SDO/SCK signaling standard and power profile. |
| OVDD (Pin 12) | Digital I/O supply | 1.71 V to 2.5 V supply for SDO/SCK logic; sets voltage level for CMOS outputs or bias point for LVDS drivers; bypassed with 1 µF ceramic. |
| SDO+ (Pin 14) | Serial data output (CMOS) | MSB-first output driven at OVDD levels; high-impedance when not active; unused in LVDS mode. |
| SCK+ (Pin 16) | Serial clock input (CMOS) | Falling-edge-triggered clock for data readout; supports up to 64 MHz; unused in LVDS mode. |
| SDO+, SDO– (Pins 14, 13) | Differential serial data output (LVDS) | LVDS-mode output pair requiring 100 Ω differential termination at receiver; enables noise-immune high-speed FPGA interfacing. |
| SCK+, SCK– (Pins 16, 15) | Differential serial clock input (LVDS) | LVDS-mode clock pair requiring 100 Ω differential termination; provides jitter immunity for timing-critical sampling. |
Key Features
| Feature | Design Value |
|---|---|
| No cycle latency | Conversion completes and data is ready for readout immediately after CNV falling edge - critical for deterministic real-time control loops. |
| Configurable CMOS/LVDS interface | Selectable I/O standard via Pin 10 allows optimization for power (CMOS), noise immunity (LVDS), or ultra-low-power LVDS - no hardware change required. |
| Wide common mode input range | 0 V to VDD common mode enables direct connection to sensors, op-amp outputs, or isolated signal chains without level-shifting circuitry. |
| Onboard 4.096 V reference with 20 ppm/°C max drift | Eliminates external reference IC and associated layout complexity while maintaining <±1 LSB INL over industrial temperature range. |
| Nap and sleep power modes | Reduces current to 2.8 mA (nap) or 0.1 µA (sleep) - extends battery life in portable instrumentation and enables duty-cycled sensing. |
Applications
| High-Speed Data Acquisition Systems | Optical Networking Equipment |
|---|---|
|
Use Scenario: Real-time monitoring of laser diode bias current and photodiode feedback in coherent transceivers. IC Role / Device Role / Timing Role: Digitizes differential current-sense amplifier outputs at 2 Msps to support adaptive modulation and error correction algorithms. Use Value: 73 dB SNR and ±1 LSB INL ensure accurate amplitude tracking across temperature, enabling stable closed-loop power control without recalibration. |
Use Scenario: Sampling analog monitor signals from wavelength-selective switches and tunable filters in DWDM line cards. IC Role / Device Role / Timing Role: High-common-mode-rejection ADC front-end for DC-coupled photodetector outputs referenced to varying supply domains. Use Value: 0 V to VDD common mode range accepts detector outputs directly - eliminating level-shifters and reducing component count and board area. |
| Multiphase Motor Control | Remote Industrial Sensing |
|
Use Scenario: Simultaneous current and voltage sampling in three-phase inverter gate drivers for field-oriented control (FOC). IC Role / Device Role / Timing Role: Differential ADC capturing isolated shunt resistor voltages with precise timing alignment across phases. Use Value: Zero-cycle latency and 2 Msps rate enable sub-microsecond current loop updates - improving torque ripple suppression and dynamic response. |
Use Scenario: Battery-powered vibration and temperature sensor nodes deployed in oil/gas pipeline monitoring. IC Role / Device Role / Timing Role: Low-power ADC acquiring piezoelectric accelerometer and RTD signals during scheduled wake-up bursts. Use Value: Sleep mode current of 0.1 µA extends 10-year battery life; integrated reference removes calibration drift concerns in unattended deployments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7980BRMZ-RL7 | 16-bit, 1 Msps, no internal reference, requires external 4.096 V ref; 10 mW @ 1 Msps; SPI-only CMOS interface. | Better resolution but half the speed; lacks LVDS option and integrated reference - increases BOM count and layout sensitivity. | Choose AD7980BRMZ-RL7 when ENOB > 12.5 bits is required and system clock jitter allows relaxed timing margins. |
| ADS8860IDRCT | 16-bit, 1 Msps, internal 2.5 V ref, CMOS-only interface, 1.8 V supply; 5.5 mW @ 1 Msps; no nap/sleep modes. | Lower power and smaller WSON package, but no LVDS, no 5 V operation, and narrower input common mode (0.3 V to VREF). | Choose ADS8860IDRCT for space-constrained, low-voltage battery systems where 1 Msps suffices and external level-shifting is acceptable. |
Compared with AD7980BRMZ-RL7 and ADS8860IDRCT, the LTC2310IMSE-12#PBF uniquely combines 2 Msps speed, integrated 4.096 V reference, LVDS/CMOS flexibility, and industrial temperature grade in a single MSOP package - simplifying design for high-channel-count, noise-sensitive, or thermally demanding applications.
Availability
LTC2310IMSE-12#PBF is available at Aetrix Electronics and suitable for high-speed data acquisition systems, optical networking equipment, multiphase motor control, and remote industrial sensing requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LTC2310IMSE-12#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2310-12 product line was designed by Linear Technology (acquired by ADI in 2017) to deliver high-speed, high-accuracy SAR ADC performance with minimal external components - targeting applications demanding low latency, wide dynamic range, and robust operation in harsh environments.
FAQ
What is the operating temperature range for the LTC2310IMSE-12#PBF?
The LTC2310IMSE-12#PBF is rated for operation from –40°C to +85°C, meeting industrial-grade reliability requirements. This is confirmed in the Absolute Maximum Ratings table and Order Information section of the official datasheet, where "I" grade denotes the –40°C to +85°C range. The device maintains ±1 LSB INL and full 12-bit no-missing-codes performance across this entire span.
Does the LTC2310IMSE-12#PBF require an external reference?
No, the LTC2310IMSE-12#PBF includes an onboard low-drift 4.096 V temperature-compensated reference with 20 ppm/°C max drift. An external reference is optional and only needed when higher accuracy or different voltage levels are required - injected via the REFIN pin, which disables the internal REFOUT buffer when grounded.
Can the LTC2310IMSE-12#PBF interface with a 1.8 V FPGA?
Yes, the LTC2310IMSE-12#PBF supports 1.8 V I/O operation via its OVDD supply (1.71 V to 2.5 V range). When configured in CMOS mode (CMOS/LVDS pin grounded), SDO and SCK operate at OVDD levels - enabling direct, level-compatible connection to 1.8 V FPGA I/O banks without translators.
How does the CNV pin function in the LTC2310IMSE-12#PBF?
The CNV pin is a TTL-compatible convert trigger: a falling edge initiates sampling and conversion, and the resulting 13-bit 2's complement code becomes available for readout on the next SCK edges. There is zero cycle latency - meaning data is ready immediately after conversion completes, enabling deterministic timing in real-time control systems using the LTC2310IMSE-12#PBF.
What power-saving modes does the LTC2310IMSE-12#PBF support?
The LTC2310IMSE-12#PBF offers Nap Mode (2.8 mA typical at 5 V) and Sleep Mode (0.1 µA typical at 3.3 V), both entered via control of the CNV pin timing sequence. These modes reduce power during idle periods while preserving fast wake-up - critical for battery-operated or thermally constrained applications using the LTC2310IMSE-12#PBF.
LTC2310IMSE-12#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TFSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 2M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- LVDS - Serial, SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 3.13V ~ 3.47V, 5V
- Voltage - Supply, Digital:
- 3.13V ~ 3.47V, 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 16-MSOP-EP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2310IMSE-12#PBF FAQ
1.How can I place an order for LTC2310IMSE-12#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2310IMSE-12#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2310IMSE-12#PBF reliable?
The price and inventory of LTC2310IMSE-12#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2310IMSE-12#PBF is usually 5 days.
3.What payment methods are accepted for LTC2310IMSE-12#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2310IMSE-12#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2310IMSE-12#PBF?
LTC2310IMSE-12#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2310IMSE-12#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2310IMSE-12#PBF?
For technical support, including LTC2310IMSE-12#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2310IMSE-12#PBF requirements.
6.How does Aetrix verify that LTC2310IMSE-12#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2310IMSE-12#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2310IMSE-12#PBF meets industry standards.
7.What is the process for return or replacement of LTC2310IMSE-12#PBF?
All LTC2310IMSE-12#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2310IMSE-12#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2310IMSE-12#PBF part is unused and in its original packaging.
Return procedure for LTC2310IMSE-12#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2310IMSE-12#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

