Analog Devices Inc. LTC2311IMSE-12#TRPBF
- Part No.:
- LTC2311IMSE-12#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-TFSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
LTC2311IMSE-12#TRPBF.pdf
- Description:
- IC ADC 12BIT SAR 16MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,036
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2311IMSE-12#TRPBF from Analog Devices (acquired Linear Technology) is a 12-bit + sign successive approximation register (SAR) analog-to-digital converter with differential inputs, 5 Msps throughput, ±0.25 LSB typical INL, 73 dB SNR at 2.2 MHz, and integrated 4.096 V temperature-compensated reference. It operates from a single 3.3 V or 5 V supply and delivers 8 VP-P differential input range with guaranteed no missing codes - ideal for high-dynamic-range data acquisition in harsh industrial environments.
For engineers reviewing the LTC2311IMSE-12#TRPBF datasheet, LTC2311IMSE-12#TRPBF pinout, LTC2311IMSE-12#TRPBF application, or LTC2311IMSE-12#TRPBF equivalent, key selection criteria include its wide common-mode input range (0 V to VDD), CMOS/LVDS SPI-compatible interface, –40°C to 85°C operating temperature grade, 16-lead MSOP package, and low-power nap/sleep modes supporting battery-aware embedded systems.
Technical Context
The LTC2311IMSE-12#TRPBF implements a 13-bit SAR architecture with two-phase operation: acquisition (sample capacitor connected to AIN+/AIN–) followed by conversion (binary-weighted CDAC comparison against REFOUT). Its differential front-end supports fully differential, pseudo-differential bipolar/unipolar, and single-ended inputs without configuration, leveraging 85 dB CMRR at 2.2 MHz.
It features dual-reference capability: internal 4.096 V (or 2.048 V) buffered reference with ≤20 ppm/°C drift, plus external 1.25 V REFIN input enabling precision external reference use. The CMOS/LVDS I/O mode select (Pin 10) allows flexible host interfacing - LVDS for noise immunity in high-speed FPGA links, CMOS for low-cost microcontroller integration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit + sign (13-bit two's complement output); enables bipolar signal digitization with overrange detection |
| Sampling Rate | 5 Msps maximum; supports real-time capture of signals up to 2.2 MHz Nyquist bandwidth |
| INL | ±0.25 LSB typical, ±1 LSB guaranteed; ensures accurate amplitude fidelity across full scale |
| SNR | 73.3 dB typical at fIN = 2.2 MHz; delivers >12 ENOB for demanding instrumentation applications |
| Power Dissipation | 50 mW at 5 V / 5 Msps; drops to 0.5 µW in sleep mode for ultra-low-power duty-cycled sensing |
| Input Range | ±REFOUT differential (e.g., ±4.096 V); supports 8 VP-P swing with 0 V to VDD common-mode range |
| Reference | Internal 4.096 V ±0.34% (20 ppm/°C max); eliminates need for external reference in most designs |
Pinout & Package
Package: 16-lead plastic MSOP (4 mm × 5 mm), exposed pad (Pin 17) required to be soldered to ground plane for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1, 5, 8, 11) | Ground return | Multiple dedicated ground pins minimize ground bounce; all must connect to solid ground plane |
| REFIN (Pin 2) | Reference buffer I/O | Nominally outputs 1.25 V; grounding disables REFOUT buffer to enable external reference drive |
| REFOUT (Pin 3) | Internal reference output | Provides 4.096 V (or 2.048 V) buffered reference; requires 10 µF local decoupling |
| VDD (Pin 4) | Analog power supply | Accepts 3.3 V or 5 V; bypass with 1 µF ceramic capacitor close to pin |
| AIN+, AIN– (Pins 6, 7) | Differential analog inputs | Support ±REFOUT differential swing with 0 V to VDD common-mode; no configuration needed |
| CNV (Pin 9) | Convert trigger input | TTL-compatible; falling edge initiates conversion and readout; one-cycle latency |
| CMOS/LVDS (Pin 10) | I/O interface mode select | GND = CMOS; OVDD = LVDS; floating = low-power LVDS |
| OVDD (Pin 12) | Digital I/O supply | 1.71 V to 2.5 V; sets logic levels for SDO/SCK; bypass with 1 µF ceramic capacitor |
| SDO+ (Pin 14) | Serial data output (CMOS) | MSB-first output on SCK falling edge; logic level referenced to OVDD |
| SCK+ (Pin 16) | Serial clock input (CMOS) | Falling-edge triggered; supports up to 105 MHz clock frequency |
Key Features
| Feature | Design Value |
|---|---|
| Wide input common-mode range | 0 V to VDD enables direct connection to op-amp outputs or sensor bridges without level-shifting |
| Configurable I/O interface | Single-pin CMOS/LVDS mode select simplifies PCB layout and supports both low-noise (LVDS) and low-cost (CMOS) host interfaces |
| Low-power operational modes | Nap (2.4 mA) and sleep (0.1 µA at 3.3 V) modes reduce average power in intermittent-sampling systems |
| Guaranteed no missing codes | Ensures monotonicity and deterministic behavior in closed-loop control and safety-critical monitoring |
| Onboard temperature-compensated reference | Eliminates external reference IC and associated calibration, reducing BOM count and board area |
Applications
| High-Speed Data Acquisition | Optical Networking |
|---|---|
Use Scenario: Real-time digitization of multi-channel sensor arrays in automated test equipment requiring 5 Msps sustained sampling. IC Role / Device Role / Timing Role: Primary ADC capturing differential voltage outputs from precision transimpedance amplifiers with minimal latency. Use Value: 73.3 dB SNR and 85 dB CMRR preserve signal integrity in noisy factory-floor environments with shared power rails. | Use Scenario: Monitoring laser bias current and photodiode feedback in 100G optical transceivers with tight thermal constraints. IC Role / Device Role / Timing Role: High-resolution current/voltage monitor interfaced via LVDS to FPGA for real-time closed-loop control. Use Value: LVDS I/O mode provides noise immunity against high-frequency EMI from adjacent RF components and switching regulators. |
| Remote Data Acquisition | Multiphase Motor Control |
Use Scenario: Battery-powered field-deployed vibration sensors transmitting time-domain waveforms over LoRaWAN. IC Role / Device Role / Timing Role: Low-power ADC sampling piezoelectric accelerometers during wake-up bursts. Use Value: Sleep mode current of 0.1 µA at 3.3 V extends battery life to multi-year operation without maintenance. | Use Scenario: Sampling phase currents in industrial servo drives using isolated amplifiers with ±10 V outputs. IC Role / Device Role / Timing Role: Differential ADC accepting pseudo-differential unipolar inputs from isolated current sense circuits. Use Value: 0 V to VDD common-mode range accepts amplifier outputs referenced to system ground without additional level shifters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7960BCPZ-RL7 | 18-bit, 5 Msps, external reference only; no internal REFOUT; requires separate reference IC | Better resolution for metrology; higher cost and power (55 mW); no integrated reference simplifies thermal design but increases BOM | Select when 18-bit resolution and lower INL (±0.5 ppm) outweigh need for internal reference and smaller footprint |
| ADS8860IDRCT | 16-bit, 1 Msps, single-supply 2.5–5 V; internal 2.5 V reference; SPI-only CMOS interface | Lower speed but higher resolution; simpler interface (no LVDS option); optimized for portable instrumentation | Select when 1 Msps suffices and 16-bit precision with integrated 2.5 V reference meets accuracy goals at lower system cost |
Compared with AD7960BCPZ-RL7 and ADS8860IDRCT, the LTC2311IMSE-12#TRPBF uniquely balances 12-bit precision, 5 Msps speed, integrated 4.096 V reference, and dual-mode I/O in a compact MSOP - making it optimal for space-constrained, medium-resolution, high-throughput industrial DAQ where reference integration and interface flexibility reduce design risk.
Availability
LTC2311IMSE-12#TRPBF is available at Aetrix Electronics and suitable for high-speed data acquisition systems, optical networking modules, and remote industrial sensor nodes requiring stable component supply across extended temperature ranges.
Supply support for LTC2311IMSE-12#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2311-12 product line was developed by Linear Technology (acquired by ADI in 2017) to deliver high-speed, low-noise SAR ADCs with integrated references and flexible digital interfaces for demanding embedded data acquisition applications.
FAQ
What is the operating temperature range of the LTC2311IMSE-12#TRPBF?
The LTC2311IMSE-12#TRPBF is rated for operation from –40°C to +85°C (Industrial grade), validated per the LTC2311I temperature specification. This range supports deployment in industrial control cabinets, outdoor telecom infrastructure, and automotive under-hood monitoring systems where ambient temperatures exceed commercial limits.
Does the LTC2311IMSE-12#TRPBF require an external reference?
No, the LTC2311IMSE-12#TRPBF includes an onboard low-drift 4.096 V (or 2.048 V) temperature-compensated reference buffer. External reference use is optional via the REFIN pin - grounding REFIN disables the internal REFOUT buffer, allowing an external 1.25 V reference to drive REFOUT directly.
How does the CMOS/LVDS pin (Pin 10) affect interface configuration for the LTC2311IMSE-12#TRPBF?
Pin 10 (CMOS/LVDS) selects the serial interface standard: grounded for CMOS mode (single-ended SDO+/SCK+), tied to OVDD for LVDS mode (differential SDO+/SDO–, SCK+/SCK–), or left floating for low-power LVDS. This eliminates hardware redesign when migrating between noise-sensitive (LVDS) and cost-sensitive (CMOS) host platforms.
What power savings does the LTC2311IMSE-12#TRPBF offer in low-duty-cycle applications?
In sleep mode, the LTC2311IMSE-12#TRPBF draws just 0.1 µA at 3.3 V - reducing average power by >99.9% versus active operation. Combined with one-cycle latency, this enables microsecond-scale wake-and-sample sequences ideal for battery-powered condition monitoring where measurements occur every seconds or minutes.
Can the LTC2311IMSE-12#TRPBF digitize single-ended signals without external circuitry?
Yes - the LTC2311IMSE-12#TRPBF supports pseudo-differential unipolar (e.g., AIN+ = signal, AIN– = GND) and bipolar (e.g., AIN+ = signal, AIN– = VREF/2) configurations natively. Its 0 V to VDD common-mode range and no-missing-codes guarantee allow direct connection to single-ended sources while preserving DC accuracy and dynamic range.
LTC2311IMSE-12#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TFSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 5M
- Number of Inputs:
- 1
- Input Type:
- Differential, Pseudo-Differential
- Data Interface:
- LVDS - Serial, SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 3.13V ~ 3.47V, 5V
- Voltage - Supply, Digital:
- 3.13V ~ 3.47V, 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 16-MSOP-EP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2311IMSE-12#TRPBF FAQ
1.How can I place an order for LTC2311IMSE-12#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2311IMSE-12#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2311IMSE-12#TRPBF reliable?
The price and inventory of LTC2311IMSE-12#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2311IMSE-12#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC2311IMSE-12#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2311IMSE-12#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2311IMSE-12#TRPBF?
LTC2311IMSE-12#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2311IMSE-12#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2311IMSE-12#TRPBF?
For technical support, including LTC2311IMSE-12#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2311IMSE-12#TRPBF requirements.
6.How does Aetrix verify that LTC2311IMSE-12#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC2311IMSE-12#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2311IMSE-12#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC2311IMSE-12#TRPBF?
All LTC2311IMSE-12#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2311IMSE-12#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2311IMSE-12#TRPBF part is unused and in its original packaging.
Return procedure for LTC2311IMSE-12#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2311IMSE-12#TRPBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

