Analog Devices Inc. LTC2313CTS8-12#TRMPBF
- Part No.:
- LTC2313CTS8-12#TRMPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- SOT-23-8 Thin, TSOT-23-8
- Datasheet:
-
LTC2313CTS8-12#TRMPBF.pdf
- Description:
- IC ADC 12BIT SAR TSOT23-8
- Quantity:
- Payment:

- Shipping:

Inventory:764
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2313CTS8-12#TRMPBF from Analog Devices (formerly Linear Technology) is a 12-bit, 2.5 Msps successive approximation register (SAR) analog-to-digital converter in an 8-lead TSOT-23 package. It operates from a single 3V or 5V supply, integrates a low-drift (20 ppm/°C max) internal reference (2.048 V or 4.096 V), and delivers 72.6 dB SINAD and –84 dB THD at full speed-enabling high-fidelity signal acquisition in compact, battery-powered instrumentation and medical imaging systems.
For engineers reviewing the LTC2313CTS8-12#TRMPBF datasheet, LTC2313CTS8-12#TRMPBF pinout, LTC2313CTS8-12#TRMPBF application, or LTC2313CTS8-12#TRMPBF equivalent, key selection criteria include guaranteed 12-bit no-missing-codes performance, nap/sleep power management (<1 µA sleep current), SPI-compatible 3-wire serial interface with 1.8–5 V OVDD compatibility, and operation across –40°C to 125°C for automotive and industrial deployments.
Technical Context
The LTC2313CTS8-12#TRMPBF implements a fully integrated SAR architecture with on-chip 2.048 V / 4.096 V reference and reference buffer, automatically selected based on VDD range (2.7–3.6 V or 4.75–5.25 V). Its sample-and-hold circuit achieves 153 ns acquisition time and 247 ns conversion time, enabling true 2.5 Msps throughput with zero cycle latency.
It uses a dedicated OVDD pin (1.71–5.25 V) to decouple digital I/O voltage from analog supply (VDD), supporting interoperability with 1.8 V, 2.5 V, 3.3 V, and 5 V host logic. Power states are managed via CONV pin sequencing: single pulse initiates conversion; two pulses enter nap mode (2 mA typical); four pulses enter sleep mode (<1 µA).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - guarantees monotonic transfer function and no missing codes over full temperature range. |
| Sampling Rate | 2.5 Msps - enables real-time digitization of signals up to 1.25 MHz Nyquist bandwidth. |
| SINAD | 72.6 dB at fIN = 497 kHz, VDD = 5 V - defines usable dynamic range for precision measurement applications. |
| THD | –84 dB at fIN = 497 kHz, VDD = 5 V - ensures minimal harmonic distortion in spectral analysis and communication receivers. |
| Reference Drift | 20 ppm/°C max - maintains ±0.25% full-scale accuracy over –40°C to 125°C without external calibration. |
| Supply Current | 5 mA at 2.5 Msps, 3 V - supports ultra-low-power portable designs; drops to 2 mA in nap mode and <1 µA in sleep mode. |
| Operating Temp | –40°C to 125°C - qualified for under-hood automotive, industrial motor control, and harsh-environment monitoring. |
Pinout & Package
Package: 8-lead TSOT-23 (0.65 mm pitch), 2.9 mm × 1.6 mm footprint, thermally enhanced with exposed pad (not electrically connected). RoHS-compliant, lead-free finish (Pb-free, #TRMPBF).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 1) | Analog power supply input | Accepts 2.7–3.6 V or 4.75–5.25 V; powers internal reference, SAR core, and analog front-end; requires 2.2 µF ceramic bypass to GND. |
| REF (Pin 2) | Reference input/output | Outputs 2.048 V (at 3 V VDD) or 4.096 V (at 5 V VDD); may be overdriven externally; bypassed with 2.2 µF low-ESR capacitor. |
| GND (Pin 3) | Analog ground | Primary return path for analog circuitry; must connect directly to solid ground plane to minimize noise coupling. |
| AIN (Pin 4) | Analog input | Single-ended, 0 V to VREF input range; 13 pF sample-mode capacitance; driven by low-impedance source or buffered amplifier. |
| OVDD (Pin 5) | Digital I/O supply | Supplies SDO, SCK, and CONV logic levels; supports 1.71–5.25 V; enables direct interfacing with 1.8 V/2.5 V/3.3 V/5 V microcontrollers. |
| SDO (Pin 6) | Serial data output | 3-state output; MSB-first 12-bit stream with trailing zeros; high-impedance when CONV = high; timing referenced to SCK falling edge. |
| SCK (Pin 7) | Serial clock input | Accepts up to 90 MHz clock; controls data shift timing; logic levels referenced to OVDD; must be held static during tCONV. |
| CONV (Pin 8) | Convert trigger input | Active-high edge-triggered start signal; falling edge enables SDO and initiates sample mode; controls nap/sleep entry via pulse count. |
Key Features
| Feature | Design Value |
|---|---|
| No cycle latency | Conversion result appears on SDO immediately after CONV falling edge-no pipeline delay or dead time between samples. |
| Integrated reference buffer | Eliminates need for external reference IC and buffer op amp, reducing BOM count and PCB area while maintaining 20 ppm/°C drift spec. |
| Nap mode wake-up | Resumes full-speed operation within one conversion cycle (≤400 ns), enabling burst-mode sampling without reference settling penalty. |
| Wide OVDD range | 1.71–5.25 V digital supply allows seamless integration with mixed-voltage systems-including legacy 5 V logic and modern 1.8 V FPGAs. |
| Guaranteed 12-bit linearity | ±0.4 LSB DNL and ±0.3 LSB INL over temperature ensure accurate DC measurements and consistent code transitions in closed-loop control. |
Applications
| Medical Imaging Front-End | Automotive Battery Monitor |
|---|---|
|
Use Scenario: Digitizing ultrasound echo signals or ECG waveforms in portable diagnostic devices with strict size and thermal constraints. IC Role / Device Role / Timing Role: Primary high-speed ADC capturing analog sensor outputs with minimal latency and jitter for real-time beamforming or waveform analysis. Use Value: 72.6 dB SINAD and 153 ns acquisition time preserve signal fidelity at 2.5 Msps, while 5 mA active current extends battery life in handheld units. |
Use Scenario: Monitoring cell voltages and temperatures in 12–48 V Li-ion battery packs for EVs and energy storage systems. IC Role / Device Role / Timing Role: Precision voltage digitizer interfaced to MCU via SPI, operating continuously in nap mode between periodic sampling cycles. Use Value: Internal 4.096 V reference eliminates external components; –40°C to 125°C rating ensures reliability in under-hood environments. |
| Industrial Motor Control Feedback | Communications Baseband Receiver |
|
Use Scenario: Sampling current-sense amplifier outputs in servo drives to compute real-time torque and position feedback. IC Role / Device Role / Timing Role: High-speed, low-latency ADC synchronizing with PWM switching cycles to capture transient current peaks without aliasing. Use Value: Zero-cycle latency and 247 ns conversion time enable tight current loop control at >20 kHz switching frequencies. |
Use Scenario: Digitizing IF or baseband analog signals in software-defined radio (SDR) transceivers requiring wide dynamic range and low distortion. IC Role / Device Role / Timing Role: High-SFDR (87 dB) ADC feeding FPGA-based digital downconverters, operating at 2.5 Msps with minimal spurious content. Use Value: –84 dB THD and 87 dB SFDR suppress intermodulation artifacts, improving adjacent-channel rejection in multi-carrier systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8860IDRCT | 16-bit resolution, 1 Msps, SPI interface, 2.5 V supply only, no internal reference | Better DC accuracy and SNR for precision DC sensing; requires external reference and level-shifting for 3.3/5 V hosts | Select when higher resolution and lower noise outweigh speed and integration needs. |
| MAX11198ETE+ | 12-bit, 2 Msps, internal 2.048 V reference, 1.8–3.6 V supply, 10-lead TDFN | Lower power (2.5 mW at 2 Msps), smaller package, but limited to 3.6 V max VDD and no 5 V operation | Select for ultra-low-power 3.3 V systems where 5 V tolerance and TSOT-23 footprint are not required. |
Compared with ADS8860IDRCT and MAX11198ETE+, the LTC2313CTS8-12#TRMPBF uniquely combines 2.5 Msps speed, 5 V supply support, integrated dual-range reference, and TSOT-23 packaging-making it optimal for space-constrained, wide-temperature, mixed-voltage industrial and automotive data acquisition.
Availability
LTC2313CTS8-12#TRMPBF is available at Aetrix Electronics and suitable for high-speed data acquisition, battery-operated instrumentation, and automotive sensor interfaces requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LTC2313CTS8-12#TRMPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2313CTS8-12#TRMPBF belongs to ADI's precision SAR ADC product line, designed specifically for compact, low-power, high-throughput applications where integration, temperature robustness, and ease of use are critical-such as portable test equipment and real-time control systems.
FAQ
What is the maximum sampling rate supported by the LTC2313CTS8-12#TRMPBF?
The LTC2313CTS8-12#TRMPBF supports a maximum sampling rate of 2.5 Msps, verified across its full operating temperature range (–40°C to 125°C) and both 3 V and 5 V supply conditions. This rate is achieved with zero cycle latency and guaranteed 12-bit no-missing-codes performance, making the LTC2313CTS8-12#TRMPBF suitable for real-time signal capture in demanding applications such as motor control and medical imaging.
Does the LTC2313CTS8-12#TRMPBF require an external reference voltage?
No, the LTC2313CTS8-12#TRMPBF includes an integrated low-drift reference that outputs either 2.048 V (when VDD is 2.7–3.6 V) or 4.096 V (when VDD is 4.75–5.25 V). The internal reference buffer eliminates the need for external reference ICs or op amps, reducing system cost and board area while maintaining ≤20 ppm/°C drift over temperature.
How does the nap mode function in the LTC2313CTS8-12#TRMPBF?
The LTC2313CTS8-12#TRMPBF enters nap mode automatically after each conversion if no further activity occurs, reducing supply current to ~2 mA. It can also be manually entered by pulsing CONV twice while holding SCK static. Nap mode retains reference buffer bias, enabling wake-up and valid conversion within one cycle (≤400 ns), unlike sleep mode which requires 1.1 ms recovery.
What digital interface voltage levels does the LTC2313CTS8-12#TRMPBF support?
The LTC2313CTS8-12#TRMPBF supports 1.8 V, 2.5 V, 3 V, and 5 V logic levels via its dedicated OVDD pin (1.71–5.25 V range). This allows direct connection to diverse host processors-including 1.8 V FPGAs, 3.3 V microcontrollers, and legacy 5 V ASICs-without level-shifting circuitry, simplifying system design and improving signal integrity.
Is the LTC2313CTS8-12#TRMPBF pin-compatible with other members of the LTC2313 family?
Yes, the LTC2313CTS8-12#TRMPBF shares identical pinout and package (8-lead TSOT-23) with all variants in the LTC2313 family, including the LTC2313ITS8-12#TRMPBF (–40°C to 85°C) and LTC2313HTS8-12#TRMPBF (–40°C to 125°C). This enables drop-in replacement across temperature grades without PCB layout changes.
LTC2313CTS8-12#TRMPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- SOT-23-8 Thin, TSOT-23-8
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 2.5M
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- 2.7V ~ 3.6V, 5V
- Voltage - Supply, Digital:
- 2.7V ~ 3.6V, 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- TSOT-23-8
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2313CTS8-12#TRMPBF FAQ
1.How can I place an order for LTC2313CTS8-12#TRMPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2313CTS8-12#TRMPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2313CTS8-12#TRMPBF reliable?
The price and inventory of LTC2313CTS8-12#TRMPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2313CTS8-12#TRMPBF is usually 5 days.
3.What payment methods are accepted for LTC2313CTS8-12#TRMPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2313CTS8-12#TRMPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2313CTS8-12#TRMPBF?
LTC2313CTS8-12#TRMPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2313CTS8-12#TRMPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2313CTS8-12#TRMPBF?
For technical support, including LTC2313CTS8-12#TRMPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2313CTS8-12#TRMPBF requirements.
6.How does Aetrix verify that LTC2313CTS8-12#TRMPBF is sourced from the original manufacturer or authorized distributors?
All LTC2313CTS8-12#TRMPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2313CTS8-12#TRMPBF meets industry standards.
7.What is the process for return or replacement of LTC2313CTS8-12#TRMPBF?
All LTC2313CTS8-12#TRMPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2313CTS8-12#TRMPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2313CTS8-12#TRMPBF part is unused and in its original packaging.
Return procedure for LTC2313CTS8-12#TRMPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2313CTS8-12#TRMPBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

