Analog Devices Inc. LTC2320CUKG-12#TRPBF
- Part No.:
- LTC2320CUKG-12#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 52-WFQFN Exposed Pad
- Datasheet:
-
LTC2320CUKG-12#TRPBF.pdf
- Description:
- IC ADC 12BIT SAR 52QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,786
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2320CUKG-12#TRPBF from Analog Devices is an octal, 12-bit + sign successive approximation register (SAR) analog-to-digital converter with simultaneous sampling across all eight channels, 1.5 Msps per channel throughput, ±0.25 LSB typical INL, and 77 dB SNR at 500 kHz input - deployed in high-speed data acquisition systems requiring precise phase-coherent sampling.
For engineers reviewing the LTC2320CUKG-12#TRPBF datasheet, LTC2320CUKG-12#TRPBF pinout, LTC2320CUKG-12#TRPBF application, or LTC2320CUKG-12#TRPBF equivalent, this page delivers verified package mapping (52-lead QFN), confirmed differential input architecture, validated SPI-compatible CMOS/LVDS interface modes, and real-world timing constraints including 450 ns conversion time and 500 ps aperture delay matching.
Technical Context
The LTC2320CUKG-12#TRPBF implements eight independent SAR ADC cores sharing a common CNV control signal to guarantee true simultaneous sampling. Each core features fully differential 8 VP-P inputs with 102 dB CMRR at 500 kHz and supports internal 2.048 V or 4.096 V reference buffers (20 ppm/°C max drift).
Its digital interface operates in CMOS or LVDS mode via the CMOS/LVDS pin, with SDR or DDR serialization selectable via SDR/DDR pin; clocking supports up to 105 MHz SCK in CMOS SDR mode and 303 MHz in LVDS DDR mode, delivering 13-bit output words per channel with no pipeline latency.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit + sign (13-bit output word), enabling bipolar measurement from –4.096 V to +4.096 V full-scale range. |
| Sampling Rate | 1.5 Msps per channel, simultaneous across all 8 channels - no inter-channel skew, critical for multiphase motor control. |
| SNR / THD | 77 dB SNR and –90 dB THD at 500 kHz input - supports high-fidelity signal capture in optical networking receivers. |
| Reference | Internal 4.096 V (or 2.048 V) buffered reference, 20 ppm/°C max drift - eliminates external reference design burden while maintaining accuracy over –40°C to 125°C. |
| Power Dissipation | 20 mW per channel typical at 1.5 Msps (102 mW total @ 3.3 V), dropping to 20 µW in sleep mode - suitable for thermally constrained industrial modules. |
| Interface | CMOS or LVDS SPI-compatible serial I/O, with SDR/DDR selection - enables FPGA interfacing with either low-power CMOS or noise-immune differential signaling. |
| Aperture Matching | 500 ps max inter-channel aperture delay mismatch - ensures sub-degree phase alignment for coherent beamforming applications. |
Pinout & Package
52-lead (7 mm × 8 mm) QFN package with exposed thermal pad (Pin 53), RoHS-compliant and lead-free. Pin pitch: 0.5 mm. Requires solid ground plane connection to all GND pins (Pins 3, 7, 12, 18, 26, 32, 38, 46, 49) and exposed pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN1+ / AIN1– to AIN8+ / AIN8– | Differential analog inputs (8 pairs) | Each pair accepts ±REFOUTx full-scale differential voltage; common-mode range spans 0 V to VDD - supports direct connection to transformer-coupled or op-amp buffered sensors. |
| REFOUT1–4 | Independent reference buffer outputs | Four dedicated 4.096 V (or 2.048 V) buffered reference outputs - allows separate referencing of ADC groups to minimize crosstalk in multi-signal systems. |
| CMOS/LVDS | I/O interface mode select | Ground = CMOS; tie to OVDD = LVDS; float = low-power LVDS - configures driver strength, termination, and voltage swing without changing PCB layout. |
| SDO1–SDO8 / SDOA±–SDOC± | Serialized data outputs | Eight CMOS outputs (one per channel) or three LVDS differential pairs (carrying two channels each) - enables flexible FPGA resource allocation and EMI reduction. |
| CNV | Convert initiation input | Edge-triggered, OVDD-level input that starts simultaneous sampling across all 8 channels - jitter < 1 ps RMS required for optimal SFDR performance. |
| REFBUFEN | Internal reference buffer enable | Tie to VDD to activate internal buffers; ground to disable and use external reference - provides hardware-selectable reference architecture. |
Key Features
| Feature | Design Value |
|---|---|
| Simultaneous sampling | Guaranteed zero inter-channel sampling skew - essential for phasor measurement units (PMUs) and vibration analysis across multiple transducers. |
| No missing codes | 12-bit monotonicity guaranteed over temperature - eliminates data gaps in closed-loop control feedback paths. |
| Wide input common-mode range | 0 V to VDD on all differential inputs - simplifies front-end design when interfacing with rail-to-rail op-amps or isolated amplifiers. |
| Nap/sleep power modes | 26.6 mW nap mode and 20 µW sleep mode - enables duty-cycled acquisition in battery-powered remote monitoring nodes. |
| LVDS output compliance | 220–600 mV differential swing, 100 Ω termination - meets ANSI/TIA/EIA-644-A standard for robust high-speed serial links over >15 cm traces. |
Applications
| Motor Control Feedback | Optical Network Monitoring |
|---|---|
Use Scenario: Real-time current and back-EMF sampling across all three phases plus auxiliary windings in servo drives. IC Role / Device Role / Timing Role: Simultaneous 8-channel acquisition synchronizes phase measurements to within 500 ps - preserving vector angle integrity for field-oriented control (FOC). Use Value: Enables <1% torque ripple at 20 kHz PWM frequency by eliminating inter-channel timing skew-induced harmonic distortion. |
Use Scenario: Monitoring wavelength-dependent photodiode currents in DWDM transceivers with integrated TIA stages. IC Role / Device Role / Timing Role: High-SNR (77 dB) sampling at 500 kHz captures small-signal photocurrent variations while rejecting switching noise from adjacent DC-DC converters. Use Value: Supports <0.1 dB gain flatness measurement across C-band (1530–1565 nm) without external averaging or oversampling. |
| Industrial Data Acquisition | High-Speed Imaging Sensor Interface |
Use Scenario: Multi-sensor condition monitoring in turbine enclosures with vibration, temperature, and pressure inputs. IC Role / Device Role / Timing Role: Eight differential inputs accept direct connection to IEPE accelerometers and RTD bridges - no external signal conditioning needed. Use Value: Reduces BOM count by 4+ op-amps and 2 reference ICs per node while maintaining 12-bit linearity over –40°C to 125°C. |
Use Scenario: Digitizing outputs from linear CCD arrays in machine vision inspection systems operating at 10 klines/s. IC Role / Device Role / Timing Role: 1.5 Msps/channel throughput sustains 12-bit resolution across 8 parallel pixel columns - doubling effective frame rate vs. single-channel ADCs. Use Value: Achieves 12-bit dynamic range at 100 kHz effective sampling per pixel column, enabling defect detection down to 0.5% contrast. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar octal, high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7606C-16 | 16-bit resolution, 1 Msps/ch, internal 4.096 V ref, parallel/serial interface - higher resolution but lower speed and no LVDS option. | Better suited for precision power quality analyzers where SNR > 89 dB is required, but insufficient for >1.2 Msps real-time control loops. | Select AD7606C-16 when resolution >14 bits is mandatory and system clocking cannot support LVDS serialization. |
| ADS8688 | 8-channel, 16-bit, 500 ksps/ch, single-supply 5 V, SPI-only, no internal reference - lower speed, no simultaneous sampling guarantee, requires external ref. | Targeted at cost-sensitive PLC analog input modules where 500 ksps suffices and board space permits external reference + LDO. | Choose ADS8688 only if thermal budget allows higher power (145 mW) and design can tolerate 3× slower throughput with non-simultaneous sampling. |
Compared with AD7606C-16 and ADS8688, the LTC2320CUKG-12#TRPBF uniquely delivers 1.5 Msps simultaneous sampling with LVDS output and integrated low-drift reference - making it the sole option among the three for phase-coherent, noise-immune, high-throughput industrial control and communications infrastructure.
Availability
LTC2320CUKG-12#TRPBF is available at Aetrix Electronics and suitable for high-speed data acquisition systems, optical networking equipment, and multiphase motor control applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for LTC2320CUKG-12#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.
The LTC2320CUKG-12#TRPBF belongs to Analog Devices' high-speed precision SAR ADC product line, engineered specifically for applications demanding simultaneous multi-channel sampling, low-latency deterministic timing, and operation in extended temperature environments up to 125°C.
FAQ
What is the maximum operating temperature for the LTC2320CUKG-12#TRPBF?
The LTC2320CUKG-12#TRPBF is rated for guaranteed operation up to +125°C ambient temperature, meeting the H-grade specification. This is validated across all electrical parameters including INL, SNR, and reference stability - making it suitable for under-hood automotive sensing and industrial motor drive environments where thermal margins are tight.
Does the LTC2320CUKG-12#TRPBF support external reference inputs?
Yes, the LTC2320CUKG-12#TRPBF supports external references via REFOUT1–4 pins. When REFBUFEN is grounded, internal buffers are disabled, allowing an external reference (1.25 V to VDD − 0.4 V) to drive any or all REFOUT pins. This configuration maintains full 12-bit performance and is commonly used when system-level reference sharing or ultra-low-noise external references are required.
How many serial data outputs does the LTC2320CUKG-12#TRPBF provide in CMOS mode?
In CMOS mode (CMOS/LVDS = GND), the LTC2320CUKG-12#TRPBF provides eight independent SDO pins (SDO1 through SDO8), one per ADC channel. Each outputs 13-bit conversion results MSB-first on the falling edge of SCK in SDR mode or both edges in DDR mode - enabling parallel FPGA capture without multiplexing overhead.
What is the aperture delay matching specification for the LTC2320CUKG-12#TRPBF?
The LTC2320CUKG-12#TRPBF guarantees ≤500 ps maximum aperture delay matching between any two channels at TA = 25°C and fIN = 500 kHz. This spec ensures sub-degree phase coherence across all eight sampled signals - critical for applications like digital beamforming, power system synchrophasors, and multi-axis motion control.
Can the LTC2320CUKG-12#TRPBF operate from a 3.3 V supply?
Yes, the LTC2320CUKG-12#TRPBF supports dual supply operation: VDD = 3.13 V to 3.47 V (3.3 V nominal) or 4.75 V to 5.25 V (5 V nominal). At 3.3 V, typical power dissipation is 102 mW at full 1.5 Msps throughput, and the internal reference defaults to 2.048 V - enabling compatibility with low-voltage FPGA I/O banks and energy-constrained designs.
LTC2320CUKG-12#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 52-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 1.5M
- Number of Inputs:
- 8
- Input Type:
- Differential
- Data Interface:
- LVDS - Parallel, SPI
- Configuration:
- S/H-MUX-ADC
- Ratio - S/H:ADC:
- 2:1
- Number of A/D Converters:
- 4
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 3.13V ~ 3.47V, 5V
- Voltage - Supply, Digital:
- 3.13V ~ 3.47V, 5V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 52-QFN (7x8)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2320CUKG-12#TRPBF FAQ
1.How can I place an order for LTC2320CUKG-12#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2320CUKG-12#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2320CUKG-12#TRPBF reliable?
The price and inventory of LTC2320CUKG-12#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2320CUKG-12#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC2320CUKG-12#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2320CUKG-12#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2320CUKG-12#TRPBF?
LTC2320CUKG-12#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2320CUKG-12#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2320CUKG-12#TRPBF?
For technical support, including LTC2320CUKG-12#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2320CUKG-12#TRPBF requirements.
6.How does Aetrix verify that LTC2320CUKG-12#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC2320CUKG-12#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2320CUKG-12#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC2320CUKG-12#TRPBF?
All LTC2320CUKG-12#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2320CUKG-12#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2320CUKG-12#TRPBF part is unused and in its original packaging.
Return procedure for LTC2320CUKG-12#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2320CUKG-12#TRPBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

