Analog Devices Inc. LTC2320IUKG-12#TRPBF
- Part No.:
- LTC2320IUKG-12#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 52-WFQFN Exposed Pad
- Datasheet:
-
LTC2320IUKG-12#TRPBF.pdf
- Description:
- IC ADC 12BIT SAR 52QFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,404
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2320IUKG-12#TRPBF from Analog Devices is an octal, 12-bit + sign successive approximation register (SAR) ADC with simultaneous sampling across all eight differential input channels, 1.5 Msps per channel throughput, ±0.25 LSB typical INL, 77 dB SNR at 500 kHz input, and operation up to 125°C - deployed in high-speed motor control and optical networking data acquisition systems.
For engineers reviewing the LTC2320IUKG-12#TRPBF datasheet, LTC2320IUKG-12#TRPBF pinout, LTC2320IUKG-12#TRPBF application, or LTC2320IUKG-12#TRPBF equivalent, key selection considerations include guaranteed no missing codes at 12 bits, dual-mode CMOS/LVDS SPI-compatible serial interface, internal 4.096 V reference with 20 ppm/°C drift, 52-lead QFN package, and simultaneous sampling latency-free architecture.
Technical Context
The LTC2320IUKG-12#TRPBF implements a SAR conversion architecture with eight independent ADC cores sharing synchronized CNV control, enabling true simultaneous sampling across all channels without inter-channel skew. It supports both CMOS and LVDS digital I/O modes via the CMOS/LVDS pin, with SDR or DDR timing configurable via SDR/DDR pin.
Each channel features a dedicated 8 VP-P differential input range referenced to one of four internal 4.096 V reference buffers (REFOUT1–4), with wide common-mode input range (0 V to VDD) and 102 dB CMRR at 500 kHz. Internal reference output impedance is 0.25 Ω, and aperture jitter is 1 psRMS.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit + sign: delivers 13-bit signed output words (0x0000 to 0x1FFF for positive, 0x2000 to 0x3FFF for negative) with guaranteed no missing codes. |
| Sampling Rate | 1.5 Msps per channel: enables real-time capture of signals up to 55 MHz –3 dB input bandwidth with full 8-channel simultaneity. |
| Dynamic Performance | 77 dB SNR / –90 dB THD at fIN = 500 kHz: supports high-fidelity digitization in communications and imaging applications. |
| Reference | Internal 4.096 V ±0.4% (typ), 20 ppm/°C max drift: eliminates external reference need while maintaining accuracy over –40°C to 125°C. |
| Power Dissipation | 20 mW per channel (typ) at 1.5 Msps: achieves 162 mW total at 5 V supply, scalable to 355 µW in sleep mode. |
| Digital Interface | CMOS or LVDS SPI-compatible: supports 105 MHz SCK (SDR CMOS), 200 MHz SCK (DDR CMOS), or 300 MHz SCK (DDR LVDS) for FPGA interfacing. |
| Operating Temperature | –40°C to +125°C (I-grade): qualified for industrial and automotive under-hood environments without derating. |
Pinout & Package
52-lead (7 mm × 8 mm) QFN package with exposed thermal pad (Pin 53), RoHS-compliant and lead-free. Pin pitch is 0.5 mm. Package marked "LTC2320IUKG-12" and date code.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN1+ to AIN8+ | Differential analog input positive | Eight fully independent inputs; each pair (e.g., AIN1+/AIN1–) accepts ±4.096 V differential swing with 0 V to VDD common-mode range. |
| REFOUT1–4 | Internal reference buffer outputs | Four dedicated 4.096 V buffered references; each drives one ADC core group and requires local 10 µF decoupling. |
| CMOS/LVDS | I/O interface mode select | GND = CMOS mode; OVDD = LVDS mode; floating = low-power LVDS - determines voltage levels and termination requirements. |
| SDO1–SDO8 or SDOA±/SDOB±/SDOC±/SDOD± | Serial data outputs | Eight CMOS outputs (one per channel) or four LVDS differential pairs (two channels per pair); supports daisy-chain or parallel readout. |
| CNV | Convert initiation signal | Edge-triggered control: rising edge starts acquisition, falling edge initiates conversion and data readout - jitter < 1 psRMS critical for performance. |
Key Features
| Feature | Design Value |
|---|---|
| Simultaneous sampling across 8 channels | Zero inter-channel skew (<500 ps matching) enables precise phase analysis in multiphase motor control and beamforming. |
| Onboard 4.096 V reference with 20 ppm/°C drift | Eliminates external reference IC and associated layout complexity while maintaining ±0.25 LSB INL over full temperature range. |
| LVDS or CMOS serial interface | Reduces EMI and enables >200 MHz data rates over longer traces; LVDS mode consumes 26–34 mA OVDD current at 1.5 Msps. |
| Nap and sleep power modes | Reduces total supply current to 6.2 mA (nap) or 110 µA (sleep), enabling rapid wake-up (<50 ms REFOUT stabilization) for burst-mode acquisition. |
| 8 VP-P differential input with 102 dB CMRR | Rejects common-mode noise in noisy industrial environments (e.g., VFD-driven motor feedback) without external instrumentation amps. |
Applications
| Motor Phase Current Monitoring | Optical Network Signal Sampling |
|---|---|
|
Use Scenario: Real-time measurement of three-phase stator currents plus auxiliary sensors in servo drives operating at 20 kHz PWM switching frequency. IC Role / Device Role / Timing Role: Simultaneous 8-channel acquisition captures instantaneous current/voltage waveforms across all phases and DC bus, synchronized to PWM edge via CNV. Use Value: Enables field-oriented control (FOC) with <500 ps inter-channel timing alignment, preserving vector angle integrity at high speeds. |
Use Scenario: Digitizing multi-wavelength analog photodiode outputs in coherent optical transceivers with tight jitter budgets. IC Role / Device Role / Timing Role: High-SNR, low-THD sampling of low-level RF-modulated optical signals at IF frequencies up to 500 kHz. Use Value: 77 dB SNR and –90 dB THD preserve modulation fidelity for 64-QAM decoding; LVDS interface minimizes clock-induced crosstalk. |
| Remote Industrial Data Logger | High-Speed Imaging Sensor Interface |
|
Use Scenario: Battery-powered environmental sensor node acquiring thermocouple, strain gauge, and vibration data across eight channels in harsh outdoor conditions. IC Role / Device Role / Timing Role: Low-power simultaneous sampling with sleep mode (355 µW) extends battery life; internal reference avoids calibration drift. Use Value: Guaranteed operation to 125°C and no missing codes ensure reliable data capture during thermal transients without recalibration. |
Use Scenario: Capturing fast transient events from linear CCD or CMOS image sensors in industrial machine vision systems. IC Role / Device Role / Timing Role: 1.5 Msps/channel digitization of analog pixel outputs with minimal aperture jitter (1 psRMS) to prevent motion blur. Use Value: 55 MHz –3 dB input bandwidth supports >100 kLines/s line-scan imaging; 8-channel simultaneity enables multi-spectral frame capture. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar octal SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7606C-16 | 16-bit resolution, 1 MSPS, internal 4.096 V reference, but only 60 dB SNR at 500 kHz and no LVDS option. | Better resolution for DC-precision applications; lower dynamic performance limits use in RF/communications. | Select AD7606C-16 when absolute accuracy > resolution matters more than SNR or interface flexibility. |
| ADS8688IPWR | 8-channel, 16-bit, 1 MSPS, SPI interface only (no LVDS), integrated PGA (±10.24 V range), but 72 dB SNR and 100 ppm/°C ref drift. | Integrated programmable gain simplifies front-end design for varying sensor ranges; higher drift limits high-temp stability. | Select ADS8688IPWR when variable input scaling is required and thermal drift can be managed via calibration. |
Compared with AD7606C-16 and ADS8688IPWR, the LTC2320IUKG-12#TRPBF uniquely balances high-speed simultaneity (1.5 Msps), low-noise performance (77 dB SNR), LVDS/CMOS interface adaptability, and ultra-stable reference (20 ppm/°C) - making it optimal for time-critical, multi-channel RF and motor control systems where phase coherence and jitter immunity are non-negotiable.
Availability
LTC2320IUKG-12#TRPBF is available at Aetrix Electronics and suitable for high-speed data acquisition, optical networking, and multiphase motor control requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LTC2320IUKG-12#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.
The LTC2320 family was designed specifically for demanding simultaneous-sampling applications requiring high throughput, low latency, and exceptional dynamic performance - targeting motor control, test equipment, and optical infrastructure.
FAQ
What is the maximum sample rate per channel for the LTC2320IUKG-12#TRPBF?
The LTC2320IUKG-12#TRPBF achieves a guaranteed 1.5 Msps per channel with full 8-channel simultaneous sampling. This rate is maintained across the full operating temperature range (–40°C to 125°C) and supports both CMOS and LVDS interface modes without performance degradation.
Does the LTC2320IUKG-12#TRPBF require an external reference?
No, the LTC2320IUKG-12#TRPBF integrates four precision 4.096 V reference buffers (REFOUT1–4) with 20 ppm/°C max drift and 0.25 Ω output impedance. External reference is optional and only needed if a different voltage (1.25 V to VDD − 0.4 V) or higher accuracy is required - enabled by grounding REFBUFEN.
How does the CNV pin function in the LTC2320IUKG-12#TRPBF?
In the LTC2320IUKG-12#TRPBF, the CNV pin controls acquisition and conversion timing: a rising edge initiates the sampling aperture, and a falling edge triggers conversion start and serial data output. Its low-jitter requirement (<1 psRMS) ensures inter-channel timing alignment remains within 500 ps.
What package type and pin count does the LTC2320IUKG-12#TRPBF use?
The LTC2320IUKG-12#TRPBF uses a 52-lead QFN package measuring 7 mm × 8 mm with 0.5 mm pitch and an exposed thermal pad (Pin 53). It is RoHS-compliant, lead-free, and marked "LTC2320IUKG-12" with date code - identical to the package used across the LTC2320-12 family.
Can the LTC2320IUKG-12#TRPBF operate with a 3.3 V supply?
Yes, the LTC2320IUKG-12#TRPBF supports dual supply operation: VDD may be either 3.3 V (3.13 V to 3.47 V) or 5 V (4.75 V to 5.25 V). At 3.3 V, typical power dissipation is 102 mW (1.5 Msps), and internal reference outputs 2.048 V (±0.7%) with same 20 ppm/°C drift specification.
LTC2320IUKG-12#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 52-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 1.5M
- Number of Inputs:
- 8
- Input Type:
- Differential
- Data Interface:
- LVDS - Parallel, SPI
- Configuration:
- S/H-MUX-ADC
- Ratio - S/H:ADC:
- 2:1
- Number of A/D Converters:
- 4
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 3.13V ~ 3.47V, 5V
- Voltage - Supply, Digital:
- 3.13V ~ 3.47V, 5V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 52-QFN (7x8)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2320IUKG-12#TRPBF FAQ
1.How can I place an order for LTC2320IUKG-12#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2320IUKG-12#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2320IUKG-12#TRPBF reliable?
The price and inventory of LTC2320IUKG-12#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2320IUKG-12#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC2320IUKG-12#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2320IUKG-12#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2320IUKG-12#TRPBF?
LTC2320IUKG-12#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2320IUKG-12#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2320IUKG-12#TRPBF?
For technical support, including LTC2320IUKG-12#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2320IUKG-12#TRPBF requirements.
6.How does Aetrix verify that LTC2320IUKG-12#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC2320IUKG-12#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2320IUKG-12#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC2320IUKG-12#TRPBF?
All LTC2320IUKG-12#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2320IUKG-12#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2320IUKG-12#TRPBF part is unused and in its original packaging.
Return procedure for LTC2320IUKG-12#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2320IUKG-12#TRPBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

