Analog Devices Inc. LTC2323IUFD-12#TRPBF
- Part No.:
- LTC2323IUFD-12#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-WFQFN Exposed Pad
- Datasheet:
-
LTC2323IUFD-12#TRPBF.pdf
- Description:
- IC ADC 12BIT SAR 28QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,594
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2323IUFD-12#TRPBF from Analog Devices is a dual-channel, 12-bit + sign successive approximation register (SAR) analog-to-digital converter with differential inputs, 5 Msps per channel throughput, ±0.5 LSB typical INL, 73 dB SNR at 2 MHz input, and operation up to 125°C. It features an integrated low-drift 4.096 V reference, CMOS or LVDS serial interface, and 28-lead 4 mm × 5 mm QFN package - ideal for high-speed data acquisition in optical networking and motor control systems.
For engineers reviewing the LTC2323IUFD-12#TRPBF datasheet, LTC2323IUFD-12#TRPBF pinout, LTC2323IUFD-12#TRPBF application, or LTC2323IUFD-12#TRPBF equivalent, key selection considerations include guaranteed 12-bit no-missing-codes performance, wide common-mode input range (0 V to VDD), dual-channel timing matching (500 ps aperture delay matching), and support for both internal reference (2.048 V/4.096 V) and external reference configurations.
Technical Context
The LTC2323IUFD-12#TRPBF implements a dual SAR architecture with independent sample-and-hold circuits per channel and one-cycle latency. Its differential input stage supports fully differential, pseudo-differential bipolar, and pseudo-differential unipolar modes without hardware reconfiguration, with 8 VP-P full-scale range referenced to ±REFOUT.
It integrates two temperature-compensated reference buffers (20 ppm/°C max drift), configurable via REFINT pin, and offers flexible digital I/O: CMOS mode (1.8 V–2.5 V OVDD) or LVDS mode (2.5 V OVDD, 100 Ω termination), with skew-matched CLKOUT+/- for deterministic data capture.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit + sign (13-bit two's complement output); enables bipolar signal digitization with sign bit indicating polarity. |
| Throughput Rate | 5 Msps per channel; supports real-time sampling of signals up to 10 MHz –3 dB bandwidth. |
| INL | ±0.5 LSB typical; ensures accurate amplitude representation across full code range without calibration. |
| SNR | 73 dB typical at fIN = 2 MHz; delivers high dynamic fidelity for medium-bandwidth instrumentation signals. |
| Reference Voltage | 4.096 V (or 2.048 V) internal; low-drift (20 ppm/°C max) buffer eliminates need for external precision reference. |
| Supply | Single 3.3 V or 5 V analog supply (VDD); separate 1.71–2.5 V digital I/O supply (OVDD) enables mixed-voltage system interfacing. |
| Power Dissipation | 38 mW per channel typical at 5 V / 5 Msps; nap/sleep modes reduce current to 5 µA for power-sensitive embedded use. |
Pinout & Package
Package: 28-lead (4 mm × 5 mm) QFN with exposed pad; RoHS-compliant, moisture-sensitive level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pins 1, 8) | Analog power supply | Must be bypassed with 10 µF + 0.1 µF ceramics; pins shorted together for low-impedance analog rail. |
| AIN1+/AIN1–, AIN2+/AIN2– (Pins 6,7,2,3) | Differential analog inputs | Support ±REFOUT full-scale range; common-mode range 0 V to VDD enables direct connection to op-amp outputs or sensor bridges. |
| CNV (Pin 9) | Conversion start trigger | Falling edge initiates conversion; requires low-jitter clock source synchronized to system timing domain. |
| REFOUT1/REFOUT2 (Pins 12, 26) | Internal reference outputs | Nominally 4.096 V; decoupled locally with 0.1 µF + 10 µF ceramics; disable via REFINT = GND for external reference use. |
| CMOS/LVDS (Pin 25) | I/O interface mode select | GND = CMOS; OVDD = LVDS; floating = low-power LVDS - configures SDO/CLKOUT driver type and termination requirements. |
| SDO1+/SDO1–, SDO2+/SDO2– (Pins 15,16,19,20) | Serial data outputs | MSB-first, SPI-compatible; CMOS mode uses SDOx+ only; LVDS mode requires 100 Ω differential termination at receiver. |
| CLKOUT+/CLKOUT– (Pins 17,18) | Skew-matched output clock | Phase-aligned with SDO edges; enables deterministic latch timing in FPGA/ASIC receivers; disabled by tying CLKOUT– to OVDD in CMOS mode. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-channel synchronization | 500 ps aperture delay matching ensures precise phase-coherent sampling for multiphase motor control and I/Q demodulation. |
| Flexible input configuration | Supports fully differential, pseudo-differential bipolar/unipolar modes without external switches or resistor networks - reduces BOM and layout complexity. |
| Integrated reference buffers | 20 ppm/°C max drift over –40°C to +125°C; eliminates external reference IC and associated noise coupling paths. |
| Low-power operation modes | Sleep mode draws 5 µW (5 V); nap mode reduces active power by >60% while retaining fast wake-up (<10 ms REFOUT stabilization). |
| Robust digital interface | LVDS option provides noise immunity in electrically noisy industrial environments; CMOS mode supports 1.8 V logic for ultra-low-power microcontrollers. |
Applications
| High-Speed Data Acquisition | Optical Networking |
|---|---|
Use Scenario: Simultaneous sampling of multiple sensor channels in test equipment or automated inspection systems requiring >1 Msps sustained rate. IC Role / Device Role / Timing Role: Dual ADC core digitizes two independent analog signals with matched timing and <500 ps inter-channel skew. Use Value: Eliminates need for time-interleaved single-channel ADCs or external synchronization circuitry, reducing design risk and board area. | Use Scenario: Monitoring laser bias current and photodiode feedback in coherent transceivers operating at 10+ Gbps line rates. IC Role / Device Role / Timing Role: Digitizes analog control loops with 73 dB SNR and 5 Msps throughput to maintain tight optical power and wavelength stability. Use Value: Internal 4.096 V reference ensures consistent gain scaling across temperature, avoiding recalibration during field operation. |
| Multiphase Motor Control | Remote Data Acquisition |
Use Scenario: Real-time current sensing across three motor phases using shunt resistors, with simultaneous sampling for field-oriented control (FOC). IC Role / Device Role / Timing Role: Dual-channel acquisition captures phase currents with sub-ns timing alignment to enable precise torque ripple suppression. Use Value: Aperture delay matching ≤500 ps minimizes phase error in computed rotor position, improving efficiency and reducing audible noise. | Use Scenario: Distributed environmental monitoring nodes measuring temperature, pressure, and vibration in oil/gas pipelines or wind turbines. IC Role / Device Role / Timing Role: Low-power sleep mode (5 µW) extends battery life; wide –40°C to +125°C operating range ensures reliability in harsh outdoor enclosures. Use Value: Single-supply 3.3 V operation and integrated reference simplify power architecture versus discrete ADC + reference solutions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7322BRUZ | 12-bit, dual, ±10 V/±5 V/±2.5 V/0–10 V programmable input ranges; 1 MSPS; no integrated reference; SPI-only (CMOS) interface. | Requires external reference and level-shifting for bipolar inputs; lower throughput limits high-frequency control loop use. | Select when programmable input ranges and legacy SPI compatibility outweigh need for speed and integrated reference. |
| LTC2325IUF-14#TRPBF | 14-bit resolution, same 5 Msps rate, identical pinout/package; higher SNR (77 dB), larger 32-lead QFN (5 mm × 5 mm). | Higher resolution benefits precision metrology; larger footprint may require PCB redesign; same thermal and timing specs. | Select when 14-bit accuracy is required and board space allows 5 mm × 5 mm QFN; drop-in electrical replacement but not mechanical. |
Compared with AD7322BRUZ, LTC2323IUFD-12#TRPBF delivers 5× higher throughput and integrated reference, simplifying layout and calibration; versus LTC2325IUF-14#TRPBF, it trades 2 bits of resolution for smaller 4 mm × 5 mm footprint and lower power, making it optimal for space-constrained 12-bit applications.
Availability
LTC2323IUFD-12#TRPBF is available at Aetrix Electronics and suitable for high-speed data acquisition systems, optical networking modules, and multiphase motor control designs requiring stable component supply, extended temperature operation, and long-term production continuity.
Supply support for LTC2323IUFD-12#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LTC2323IUFD-12#TRPBF belongs to the LTC23xx family of high-speed SAR ADCs, designed specifically for applications demanding precision, speed, and robustness in thermally demanding or electrically noisy environments.
FAQ
What is the maximum operating temperature for the LTC2323IUFD-12#TRPBF?
The LTC2323IUFD-12#TRPBF is rated for operation from –40°C to +125°C (H-grade), with guaranteed performance including ±0.5 LSB INL and 73 dB SNR across this full range. This makes LTC2323IUFD-12#TRPBF suitable for under-hood automotive, downhole oil/gas, and industrial motor drive applications where ambient temperatures exceed 85°C.
Does the LTC2323IUFD-12#TRPBF support external reference inputs?
Yes, the LTC2323IUFD-12#TRPBF supports external references via REFOUT1 and REFOUT2 pins. When REFINT is tied to ground, the internal reference buffers are disabled, allowing external voltages from 1.25 V to VDD to drive these pins. The LTC2323IUFD-12#TRPBF maintains full specification compliance with external references, including dynamic performance and linearity.
How does the CMOS/LVDS pin (Pin 25) affect interface configuration?
The CMOS/LVDS pin on the LTC2323IUFD-12#TRPBF selects the digital interface standard: grounded for CMOS (single-ended SDO/CLKOUT), tied to OVDD for LVDS (differential SDO/CLKOUT), or left floating for low-power LVDS. This setting determines driver strength, termination requirements (100 Ω differential for LVDS), and compatible host logic families - all without changing firmware or PCB layout.
What is the significance of "12-bit + sign" resolution in the LTC2323IUFD-12#TRPBF?
"12-bit + sign" means the LTC2323IUFD-12#TRPBF outputs a 13-bit two's complement code where the MSB indicates polarity and the remaining 12 bits represent magnitude. This enables seamless digitization of bipolar signals (e.g., ±2.048 V) with true zero-crossing resolution - a key advantage over standard 12-bit unipolar ADCs that require level-shifting for AC-coupled inputs.
Can the LTC2323IUFD-12#TRPBF operate from a 3.3 V supply?
Yes, the LTC2323IUFD-12#TRPBF operates from either 3.3 V or 5 V VDD supply, with specified performance across both. At 3.3 V, typical power dissipation is 55–58 mW per channel at 5 Msps, and internal reference outputs 2.048 V (±0.3% over temperature). The OVDD supply remains independent (1.71–2.5 V) to support mixed-voltage host interfaces.
LTC2323IUFD-12#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 5M
- Number of Inputs:
- 2
- Input Type:
- Differential, Pseudo-Differential
- Data Interface:
- LVDS - Serial, Serial
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 2
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 3.13V ~ 3.47V, 5V
- Voltage - Supply, Digital:
- 1.71V ~ 2.63V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 28-QFN (4x5)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2323IUFD-12#TRPBF FAQ
1.How can I place an order for LTC2323IUFD-12#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2323IUFD-12#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2323IUFD-12#TRPBF reliable?
The price and inventory of LTC2323IUFD-12#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2323IUFD-12#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC2323IUFD-12#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2323IUFD-12#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2323IUFD-12#TRPBF?
LTC2323IUFD-12#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2323IUFD-12#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2323IUFD-12#TRPBF?
For technical support, including LTC2323IUFD-12#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2323IUFD-12#TRPBF requirements.
6.How does Aetrix verify that LTC2323IUFD-12#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC2323IUFD-12#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2323IUFD-12#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC2323IUFD-12#TRPBF?
All LTC2323IUFD-12#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2323IUFD-12#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2323IUFD-12#TRPBF part is unused and in its original packaging.
Return procedure for LTC2323IUFD-12#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2323IUFD-12#TRPBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

