Analog Devices Inc. LTC2325HUKG-14#TRPBF
- Part No.:
- LTC2325HUKG-14#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 52-WFQFN Exposed Pad
- Datasheet:
-
LTC2325HUKG-14#TRPBF.pdf
- Description:
- IC ADC 14BIT SAR 52QFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,015
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2325HUKG-14#TRPBF from Analog Devices (formerly Linear Technology) is a quad, 14-bit + sign successive approximation register (SAR) analog-to-digital converter with simultaneous sampling, differential inputs, and 5 Msps per channel throughput. It operates from a single 3.3 V or 5 V supply, delivers 81 dB SNR at 2.2 MHz input, ±1 LSB INL typical, and features an internal 4.096 V temperature-compensated reference. It is used in high-speed data acquisition systems requiring precise phase-coherent sampling across four channels.
For engineers reviewing the LTC2325HUKG-14#TRPBF datasheet, LTC2325HUKG-14#TRPBF pinout, LTC2325HUKG-14#TRPBF application, or LTC2325HUKG-14#TRPBF equivalent, key selection considerations include guaranteed 14-bit no-missing-codes performance over –40°C to 125°C, LVDS/CMOS dual-mode serial interface, 52-lead QFN package with exposed thermal pad, and integrated reference buffer enable/disable control via REFBUFEN.
Technical Context
The LTC2325HUKG-14#TRPBF implements four independent SAR ADC cores sharing a common timing architecture to ensure true simultaneous sampling with aperture delay matching ≤500 ps. Its differential input stage supports 8 VP-P full-scale range and >102 dB common-mode rejection at 2.2 MHz.
It integrates a low-drift (≤20 ppm/°C) 4.096 V reference buffer per channel, configurable via REFBUFEN, and supports both SDR and DDR serial readout modes with CMOS or LVDS I/O-selectable by CMOS/LVDS and SDR/DDR pins-with CLKOUT provided for skew-matched data capture.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit + sign: delivers 32,768 codes with bipolar zero-crossing support for true differential signal acquisition. |
| Sample Rate | 5 Msps per channel: enables real-time capture of signals up to ~2.2 MHz Nyquist bandwidth with 32k-point FFT capability. |
| SNR | 81 dB typical at fIN = 2.2 MHz: ensures high dynamic range for precision instrumentation and communications baseband digitization. |
| INL | ±1 LSB typical: guarantees monotonicity and accurate transfer function linearity critical for closed-loop control feedback. |
| Operating Temp | –40°C to +125°C: qualified for harsh industrial and automotive under-hood environments without derating. |
| Reference | Internal 4.096 V ±0.5% buffered output: eliminates external reference component count while maintaining <20 ppm/°C drift. |
| Power | 45 mW per channel at 5 Msps (5 V): balances speed and efficiency for multi-channel high-density DAQ designs. |
Pinout & Package
The LTC2325HUKG-14#TRPBF is housed in a 52-lead plastic QFN package (7 mm × 8 mm) with exposed thermal pad (Pin 53), requiring soldering to PCB ground for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN1+ / AIN1– to AIN4+ / AIN4– (Pins 1–2, 4–5, 10–11, 13–14) | Differential analog inputs (4 channels) | Accept ±4.096 V differential input range; support wide common-mode range (0 V to VDD) and >102 dB CMRR at 2.2 MHz. |
| REFOUT1–4 (Pins 6, 9, 22, 45) | Per-channel reference buffer outputs | Each provides 4.096 V ±0.5% buffered reference; disable via REFBUFEN to accept external 1.25–5 V reference. |
| REF (Pin 8) | Common reference node | Shared 4.096 V reference point for all four ADC cores; decouple with 1 µF low-ESR ceramic capacitor. |
| SDO1–4 / SDOA–D± (Pins 27–28, 29–30, 35–36, 39–40) | Serial data outputs (CMOS or LVDS) | Configurable for CMOS (single-ended) or LVDS (differential) operation; 16-bit MSB-first output with SDR/DDR mode selection. |
| SCK / SCK± (Pin 41–42) | Serial clock input | Accepts CMOS or differential LVDS clock; supports up to 105 MHz SCK frequency in SDR mode for high-throughput readout. |
| CNV (Pin 24) | Convert trigger input | Edge-triggered command initiating simultaneous sampling and conversion; requires low-jitter OVDD-level pulse. |
| REFBUFEN (Pin 43) | Reference buffer enable | Tie to VDD to activate internal buffers; tie to GND to disable and use external reference on REFOUTx pins. |
| CMOS/LVDS (Pin 25) | I/O interface mode select | GND = CMOS; OVDD = LVDS; floating = low-power LVDS - determines voltage levels and termination requirements. |
| SDR/DDR (Pin 23) | Data rate mode select | GND = Single Data Rate (16 SCK edges per 16-bit word); OVDD = Double Data Rate (8 SCK edges per word). |
| CLKOUT / CLKOUT± (Pins 33–34) | Skew-matched output clock | Provides delayed echo of SCK for synchronous FPGA latch timing; disabled by tying CLKOUTEN (Pin 34) to OVDD. |
Key Features
| Feature | Design Value |
|---|---|
| Four simultaneously sampled channels | Enables phase-coherent acquisition across motor phases, power line harmonics, or multi-sensor arrays without time-skew correction. |
| Onboard 4.096 V reference with ≤20 ppm/°C drift | Eliminates need for external precision reference and associated layout sensitivity, reducing BOM and calibration complexity. |
| LVDS or CMOS serial interface with SDR/DDR support | Allows flexible interfacing to FPGAs or ASICs - LVDS reduces EMI and supports longer traces; DDR halves required clock frequency. |
| 52-lead QFN with exposed thermal pad | Provides low thermal resistance (θJA = 31°C/W) and compact footprint for space-constrained high-channel-count DAQ modules. |
| Nap and sleep modes | Reduces power to 6.4 mA (nap) or 20 µA (sleep), enabling duty-cycled operation in battery-powered or thermally constrained systems. |
Applications
| High-Speed Motor Control | Optical Network Monitoring |
|---|---|
Use Scenario: Real-time measurement of three-phase current and DC bus voltage in servo drives with field-oriented control. IC Role / Device Role / Timing Role: Simultaneous sampling of four analog inputs (IA, IB, IC, VDC) at 5 Msps to preserve phase relationships for torque ripple analysis. Use Value: 500 ps aperture delay matching ensures <0.1° phase error at 10 kHz fundamental, improving current loop stability and reducing harmonic distortion. | Use Scenario: Digitizing RF-modulated optical receiver outputs in coherent DWDM transceivers. IC Role / Device Role / Timing Role: High-SNR acquisition of baseband I/Q signals with 81 dB SNR and 90.3 dB SFDR at 2.2 MHz. Use Value: Enables 64-QAM demodulation fidelity by preserving small-signal integrity and minimizing quantization-induced EVM degradation. |
| Industrial Data Acquisition | Communications Test Equipment |
Use Scenario: Multi-channel vibration sensing in predictive maintenance systems using piezoelectric accelerometers. IC Role / Device Role / Timing Role: Four-channel synchronized sampling of acceleration waveforms across bearing housings for time-of-arrival correlation. Use Value: Guaranteed 14-bit no-missing-codes operation over –40°C to 125°C ensures reliable fault signature detection in uncontrolled ambient conditions. | Use Scenario: Signal integrity validation of high-speed serial links (e.g., PCIe Gen4, USB 3.2) using eye diagram and jitter analysis. IC Role / Device Role / Timing Role: Capturing transient glitches and jitter components with 5 Msps/channel and 95 MHz –3 dB input bandwidth. Use Value: Aperture jitter of 1 ps RMS minimizes added uncertainty in time-domain measurements, supporting sub-picosecond timing resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7606C-16 | 16-bit resolution, 1 Msps/channel, internal 2.5 V reference, parallel/serial interface, 64-lead LQFP | Lower speed but higher resolution; lacks LVDS interface and simultaneous sampling guarantee across all channels | Select when absolute precision > speed, and system uses parallel bus or lower sample rates. |
| ADS8684 | 16-bit, 500 ksps/channel, single-supply 5 V, SPI interface, 32-lead QFN, no internal reference | Slower, no simultaneous sampling, requires external reference and driver amplifiers | Select for cost-sensitive industrial PLCs where 500 ksps suffices and board space is extremely limited. |
Compared with AD7606C-16 and ADS8684, the LTC2325HUKG-14#TRPBF uniquely combines 5 Msps simultaneous sampling, integrated 4.096 V reference, LVDS/CMOS flexibility, and extended temperature range - making it optimal for high-fidelity, phase-critical, thermally demanding DAQ systems.
Availability
LTC2325HUKG-14#TRPBF is available at Aetrix Electronics and suitable for high-speed motor control, optical network monitoring, and industrial data acquisition requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LTC2325HUKG-14#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2325HUKG-14#TRPBF belongs to ADI's high-speed precision SAR ADC product line, designed specifically for applications demanding simultaneous multi-channel sampling, low noise, and robust operation in harsh thermal environments.
FAQ
What is the maximum operating temperature rating for the LTC2325HUKG-14#TRPBF?
The LTC2325HUKG-14#TRPBF is rated for operation from –40°C to +125°C, meeting the H-grade specification. This extended temperature range is validated per the Absolute Maximum Ratings table and applies across all electrical specifications unless otherwise noted, making it suitable for under-hood automotive and industrial edge computing deployments where ambient temperatures exceed 105°C.
Does the LTC2325HUKG-14#TRPBF require an external reference, or does it include an internal one?
The LTC2325HUKG-14#TRPBF includes an internal temperature-compensated 4.096 V reference buffer on each of its four REFOUT pins (REFOUT1–4), with drift ≤20 ppm/°C. The internal buffers are enabled by default when REFBUFEN is tied to VDD. To use an external reference, ground REFBUFEN and drive REFOUT1–4 with a 1.25 V to 5 V source - the LTC2325HUKG-14#TRPBF supports both configurations without hardware modification.
How does the LTC2325HUKG-14#TRPBF achieve simultaneous sampling across all four channels?
The LTC2325HUKG-14#TRPBF achieves true simultaneous sampling using a shared sample-and-hold (S/H) architecture across all four ADC cores, triggered by a single CNV pulse. Its aperture delay matching is guaranteed ≤500 ps, ensuring phase coherence between channels. This architecture eliminates inter-channel skew inherent in multiplexed or independently clocked converters, which is essential for vector control and power quality analysis.
Can the LTC2325HUKG-14#TRPBF interface directly with an FPGA using LVDS signaling?
Yes - the LTC2325HUKG-14#TRPBF supports native LVDS I/O mode. When CMOS/LVDS is tied to OVDD, pins SDOA± through SDOD± and CLKOUT± become fully compliant LVDS drivers, requiring only 100 Ω differential termination at the FPGA receiver. The device supports both SDR and DDR modes, and CLKOUT provides a skew-matched clock to simplify timing closure in high-speed FPGA designs.
What power-saving modes does the LTC2325HUKG-14#TRPBF support, and how much power do they consume?
The LTC2325HUKG-14#TRPBF supports Nap Mode (6.4 mA total supply current) and Sleep Mode (20 µA total supply current), both entered via dedicated control sequences. In Nap Mode, the ADC cores remain powered but conversions are halted; in Sleep Mode, most internal circuitry is shut down. These modes reduce power dissipation to 21.1 mW (Nap) or 288 µW (Sleep) at 5 V supply - enabling energy-efficient burst-mode acquisition in portable or thermally constrained systems.
LTC2325HUKG-14#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 52-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 5M
- Number of Inputs:
- 4
- Input Type:
- Differential
- Data Interface:
- LVDS - Parallel, SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 4
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 3.13V ~ 3.47V, 5V
- Voltage - Supply, Digital:
- 3.13V ~ 3.47V, 5V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 125°C
- Supplier Device Package:
- 52-QFN (7x8)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2325HUKG-14#TRPBF FAQ
1.How can I place an order for LTC2325HUKG-14#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2325HUKG-14#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2325HUKG-14#TRPBF reliable?
The price and inventory of LTC2325HUKG-14#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2325HUKG-14#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC2325HUKG-14#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2325HUKG-14#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2325HUKG-14#TRPBF?
LTC2325HUKG-14#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2325HUKG-14#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2325HUKG-14#TRPBF?
For technical support, including LTC2325HUKG-14#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2325HUKG-14#TRPBF requirements.
6.How does Aetrix verify that LTC2325HUKG-14#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC2325HUKG-14#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2325HUKG-14#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC2325HUKG-14#TRPBF?
All LTC2325HUKG-14#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2325HUKG-14#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2325HUKG-14#TRPBF part is unused and in its original packaging.
Return procedure for LTC2325HUKG-14#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2325HUKG-14#TRPBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

