Analog Devices Inc. LTC2325IUKG-16#PBF
- Part No.:
- LTC2325IUKG-16#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 52-WFQFN Exposed Pad
- Datasheet:
-
LTC2325IUKG-16#PBF.pdf
- Description:
- IC ADC 16BIT SAR 52QFN
- Quantity:
- Payment:

- Shipping:

Inventory:912
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2325IUKG-16#PBF from Analog Devices (formerly Linear Technology) is a quad, 16-bit, 5 Msps/channel simultaneous-sampling SAR ADC with true differential inputs, internal 4.096 V reference, and CMOS/LVDS serial interface. It delivers ±2 LSB INL (typ), 82 dB SNR at 2.2 MHz input, and operates from –40°C to +85°C in a 52-pin QFN package. It targets high-speed data acquisition systems requiring precise phase-matched sampling across four channels.
For engineers reviewing the LTC2325IUKG-16#PBF datasheet, LTC2325IUKG-16#PBF pinout, LTC2325IUKG-16#PBF application, or LTC2325IUKG-16#PBF equivalent, key selection criteria include guaranteed 16-bit no-missing-codes performance, simultaneous sampling latency of one cycle, 8 VP-P differential input range with wide common-mode support, and configurable I/O mode (CMOS/LVDS/low-power LVDS) for FPGA or ASIC interfacing.
Technical Context
The LTC2325IUKG-16#PBF implements four independent 16-bit SAR ADC cores with matched sample-and-hold circuits, enabling true simultaneous acquisition across all channels. Its architecture includes an onboard low-drift (≤20 ppm/°C) 4.096 V reference buffer per channel and supports both internal and external reference configurations via REFBUFEN control.
It features dual-mode serial interface: CMOS-compatible (1.8 V–2.5 V OVDD) or LVDS (2.5 V OVDD), with SDR/DDR clocking options and skew-matched CLKOUT for reliable high-speed data capture. Power management includes nap (6.4 mA) and sleep (90 µW) modes to reduce system-level power during idle periods.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit - guarantees full 65,536-code dynamic range without missing codes over temperature. |
| Sampling Rate | 5 Msps per channel - enables real-time capture of signals up to ~2.2 MHz Nyquist bandwidth with 32k FFT capability. |
| SNR | 82 dB (typ) at fIN = 2.2 MHz - ensures high-fidelity digitization for precision instrumentation and communications baseband. |
| INL | ±2 LSB (typ) - maintains linearity critical for closed-loop control and metrology applications. |
| Input Range | ±4.096 V differential (8 VP-P) - supports wide dynamic range while rejecting common-mode noise up to 102 dB at 2.2 MHz. |
| Reference | Internal 4.096 V ±0.5% buffered output - eliminates need for external reference IC and reduces BOM count and layout complexity. |
| Power Dissipation | 40 mW per channel (typ, 5V supply) - balances speed and efficiency for thermally constrained embedded systems. |
Pinout & Package
Package: 52-lead (7 mm × 8 mm) plastic QFN with exposed thermal pad (Pin 53 = GND). Requires soldering of exposed pad to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN1+ / AIN1– to AIN4+ / AIN4– (Pins 1–2, 4–5, 10–11, 13–14) | Four differential analog inputs | Each pair accepts ±REFOUTx voltage full-scale range; supports true bipolar/unipolar operation without configuration. |
| REFOUT1–REFOUT4 (Pins 6, 9, 22, 45) | Per-channel reference buffer outputs | Provide isolated 4.096 V references; can be disabled via REFBUFEN to accept external reference (1.25–5 V). |
| SDO1–SDO4 / SDOA±–SDOD± (Pins 27, 29, 35, 39 and 28, 30, 36, 40) | Channel-specific serial data outputs | CMOS or LVDS selectable; DDR/SDR configurable; enable independent readout of all four conversion results. |
| CMOS/LVDS (Pin 25), SDR/DDR (Pin 23) | I/O interface mode controls | Determine logic family (CMOS/LVDS/low-power LVDS) and data rate (16- or 8-cycle readout per 16-bit word). |
| CNV (Pin 24) | Convert initiation input | Edge-triggered command initiating simultaneous sampling; requires low-jitter OVDD-level signal for timing accuracy. |
| REFBUFEN (Pin 43) | Internal reference buffer enable | Tie to VDD to use internal 4.096 V reference; ground to disable buffers for external reference sharing. |
Key Features
| Feature | Design Value |
|---|---|
| Quad simultaneous sampling | Eliminates inter-channel phase skew-critical for multiphase motor control and coherent RF sampling. |
| Onboard 4.096 V reference with ≤20 ppm/°C drift | Reduces system calibration burden and improves long-term measurement stability without external components. |
| CMOS/LVDS/low-power LVDS I/O selectability | Enables direct interface to diverse host processors (FPGAs, ASICs, microcontrollers) without level-shifting circuitry. |
| One-cycle latency and 5 Msps throughput | Supports deterministic real-time control loops with minimal processing delay between sampling and decision execution. |
| Nap (6.4 mA) and sleep (90 µW) power modes | Allows dynamic power scaling in battery-powered or thermally sensitive applications without sacrificing wake-up responsiveness. |
Applications
| Multiphase Motor Control | High-Speed Data Acquisition Systems |
|---|---|
Use Scenario: Real-time current and voltage sensing across three-phase inverter legs with synchronized sampling. IC Role / Device Role / Timing Role: Simultaneous 16-bit digitization of four analog inputs (e.g., Ia, Ib, Vdc, temperature) with sub-ns aperture matching. Use Value: Enables precise field-oriented control (FOC) algorithms by eliminating phase error between current measurements, improving torque ripple and efficiency. |
Use Scenario: Digitizing multi-channel sensor arrays (e.g., vibration, acoustic emission) in test equipment or structural health monitoring. IC Role / Device Role / Timing Role: High-fidelity, time-coherent capture of up to four analog signals at 5 Msps each for spectral analysis and transient detection. Use Value: Delivers 82 dB SNR and 90.2 dB SFDR to resolve low-amplitude harmonics and spurs in 32k-point FFTs for accurate fault diagnosis. |
| Optical Networking Equipment | Communications Baseband Processing |
Use Scenario: Monitoring bias currents and photodiode outputs in coherent optical transceivers with tight thermal and timing constraints. IC Role / Device Role / Timing Role: Low-drift, wide common-mode ADC capturing DC-coupled analog monitor signals across multiple laser diodes or TIA stages. Use Value: Internal 4.096 V reference and 102 dB CMRR ensure stable calibration over temperature, reducing recalibration frequency in field-deployed modules. |
Use Scenario: Sampling I/Q baseband signals in software-defined radio (SDR) front-ends before digital upconversion or filtering. IC Role / Device Role / Timing Role: Simultaneous digitization of two differential I/Q pairs plus auxiliary monitoring channels (e.g., PA temperature, supply rail). Use Value: 5 Msps/channel throughput and LVDS interface support high-throughput, low-jitter data streaming to FPGA-based digital signal processors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed simultaneous-sampling ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7606C-16 (Analog Devices) | 8-channel, 16-bit, 1 Msps/channel; integrated analog front-end (PGA, anti-alias filter); 5 V single supply only. | Better suited for lower-speed, multi-channel industrial PLCs where channel count >4 and programmable gain are required. | Select AD7606C-16 when needing >4 channels or on-chip signal conditioning; LTC2325IUKG-16#PBF offers 5× higher throughput per channel and superior SNR. |
| ADS8684 (Texas Instruments) | 4-channel, 16-bit, 500 ksps/channel; SPI-only CMOS interface; no LVDS option; internal 4.096 V reference. | Targeted at cost-sensitive industrial DAQ where 5 Msps is unnecessary and LVDS noise immunity is not required. | Choose ADS8684 for simpler, lower-power designs below 1 Msps; LTC2325IUKG-16#PBF provides 10× faster sampling and LVDS robustness for high-noise environments. |
Compared with AD7606C-16 and ADS8684, the LTC2325IUKG-16#PBF uniquely combines 5 Msps/channel speed, true simultaneous sampling, LVDS interface, and per-channel reference buffers-making it optimal for high-bandwidth, phase-coherent applications where timing fidelity and noise immunity are non-negotiable.
Availability
LTC2325IUKG-16#PBF is available at Aetrix Electronics and suitable for high-speed data acquisition systems, optical networking equipment, and multiphase motor control applications requiring stable component supply and guaranteed industrial temperature operation (–40°C to +85°C).
Supply support for LTC2325IUKG-16#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2325IUKG-16#PBF belongs to ADI's high-speed precision SAR ADC product line, designed specifically for applications demanding simultaneous multi-channel sampling, low latency, and exceptional AC performance in compact, thermally efficient packages.
FAQ
What is the operating temperature range of the LTC2325IUKG-16#PBF?
The LTC2325IUKG-16#PBF is rated for operation from –40°C to +85°C, meeting industrial-grade reliability requirements. This specification is explicitly defined in the Absolute Maximum Ratings table and confirmed across all electrical characteristics (denoted by "l" symbol), ensuring guaranteed performance across the full range without derating.
Does the LTC2325IUKG-16#PBF require an external reference, or does it include an internal one?
The LTC2325IUKG-16#PBF integrates a low-drift (≤20 ppm/°C) 4.096 V temperature-compensated reference buffer per channel (REFOUT1–REFOUT4). When REFBUFEN is tied to VDD, these internal references are active and usable. External references (1.25 V–5 V) may be applied by grounding REFBUFEN and driving REFOUTx pins directly.
Can the LTC2325IUKG-16#PBF interface directly with an FPGA using LVDS signaling?
Yes-the LTC2325IUKG-16#PBF supports LVDS I/O mode when CMOS/LVDS (Pin 25) is tied to OVDD. It provides fully differential SDOA±–SDOD± and CLKOUT± outputs, each requiring 100 Ω termination at the FPGA receiver. The LVDS interface operates at 2.5 V OVDD and supports both SDR and DDR clocking for flexible data rate optimization.
How many analog input channels does the LTC2325IUKG-16#PBF support, and are they sampled simultaneously?
The LTC2325IUKG-16#PBF supports exactly four fully differential analog input channels (AIN1± through AIN4±). All four channels are sampled simultaneously using independent, matched sample-and-hold circuits-ensuring zero inter-channel phase skew and enabling coherent multi-signal analysis critical for motor control and communications.
What power-saving modes does the LTC2325IUKG-16#PBF offer, and what are their typical current draws?
The LTC2325IUKG-16#PBF offers two low-power states: Nap mode (6.4 mA total supply current) entered after conversion completion, and Sleep mode (90 µW total power dissipation) for extended idle periods. Both modes retain register settings and allow fast wake-up (<50 ms for reference stabilization), making them suitable for burst-mode acquisition systems.
LTC2325IUKG-16#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 52-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 5M
- Number of Inputs:
- 4
- Input Type:
- Differential
- Data Interface:
- Serial
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 4
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 3.13V ~ 3.47V, 5V
- Voltage - Supply, Digital:
- 3.13V ~ 3.47V, 5V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 52-QFN (7x8)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2325IUKG-16#PBF FAQ
1.How can I place an order for LTC2325IUKG-16#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2325IUKG-16#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2325IUKG-16#PBF reliable?
The price and inventory of LTC2325IUKG-16#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2325IUKG-16#PBF is usually 5 days.
3.What payment methods are accepted for LTC2325IUKG-16#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2325IUKG-16#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2325IUKG-16#PBF?
LTC2325IUKG-16#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2325IUKG-16#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2325IUKG-16#PBF?
For technical support, including LTC2325IUKG-16#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2325IUKG-16#PBF requirements.
6.How does Aetrix verify that LTC2325IUKG-16#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2325IUKG-16#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2325IUKG-16#PBF meets industry standards.
7.What is the process for return or replacement of LTC2325IUKG-16#PBF?
All LTC2325IUKG-16#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2325IUKG-16#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2325IUKG-16#PBF part is unused and in its original packaging.
Return procedure for LTC2325IUKG-16#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2325IUKG-16#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

