My Inquiry
My Account
Analog Devices Inc. LTC2326IMS-16#PBF
- Part No.:
- LTC2326IMS-16#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-TFSOP (0.118", 3.00mm Width)
- Datasheet:
-
LTC2326IMS-16#PBF.pdf
- Description:
- IC ADC 16BIT SAR 16MSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,320
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2326IMS-16#PBF from Analog Devices (formerly Linear Technology) is a 16-bit, 250ksps successive approximation register (SAR) analog-to-digital converter with pseudo-differential inputs and true bipolar ±10.24V input range. It operates from a single 5V supply, integrates a 2.048V low-drift (20ppm/°C max) internal reference and reference buffer, and delivers 93.5dB SNR and ±1.5LSB INL (max) for high-precision industrial data acquisition.
For engineers reviewing the LTC2326IMS-16#PBF datasheet, LTC2326IMS-16#PBF pinout, LTC2326IMS-16#PBF application, or LTC2326IMS-16#PBF equivalent, key selection criteria include guaranteed 16-bit no-missing-codes operation, daisy-chain SPI interface compatibility across 1.8V–5V logic levels, internal conversion clock eliminating external timing constraints, and support for extended temperature operation from –40°C to +85°C.
Technical Context
The LTC2326IMS-16#PBF employs a charge redistribution capacitor DAC (CDAC) architecture with resistor divider networks on IN+ and IN– to attenuate and level-shift the ±10.24V true bipolar input into the 0–4.096V core ADC range. Acquisition uses a 45pF sampling capacitor and ~50Ω switch on-resistance, enabling 7MHz –3dB input linear bandwidth and 1µs full-scale transient response.
Conversion is initiated by a rising edge on CNV and executed via successive approximation against binary-weighted fractions of VREFBUF (e.g., VREFBUF/2, VREFBUF/4…), with no pipeline delay or cycle latency. The internal oscillator sets tCONV = 1.9–3µs and tCYC = 4µs, while automatic nap mode reduces power between conversions - dissipation scales with sampling rate (28mW typical at 250ksps).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit with guaranteed no missing codes - ensures monotonicity and full dynamic range utilization in closed-loop control and precision measurement. |
| Sampling Rate | 250ksps maximum - supports real-time spectral analysis (e.g., 32k-point FFT at fS = 250ksps) without undersampling critical harmonics. |
| Input Range | True bipolar ±10.24V (pseudo-differential) - enables direct interfacing with industrial ±10V sensor outputs without external level-shifting circuitry. |
| SNR / THD | 93.5dB SNR and –111dB THD (typ, fIN = 2kHz) - meets stringent requirements for high-fidelity signal capture in portable instrumentation and ATE. |
| Reference | Onboard 2.048V bandgap (20ppm/°C max drift) + 2× buffer → 4.096V REFBUF - eliminates need for external reference IC in cost-sensitive designs while maintaining accuracy over –40°C to +85°C. |
| Power | 28mW at 250ksps; 300μW in sleep mode - enables battery-powered or thermally constrained deployments where active power management is essential. |
| Interface | SPI-compatible serial I/O with daisy-chain mode and 1.8V–5V logic support - simplifies multi-channel synchronization and reduces host GPIO count in PLC and process control systems. |
Pinout & Package
16-Lead Plastic MSOP (MS package), 3mm × 4.9mm, 0.5mm pitch, exposed pad (not electrically connected). RoHS-compliant, lead-free finish (#PBF).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDLBYP (1) | 2.5V LDO bypass | Internally regulated supply for analog core; requires 2.2µF ceramic capacitor to GND for noise suppression and stability. |
| VDD (2) | 5V analog supply | Main power rail (4.75–5.25V); must be decoupled with 10µF ceramic capacitor to GND to maintain SNR performance. |
| GND (3,6,16) | Analog/digital ground | Three dedicated ground pins minimize ground bounce; must connect to low-impedance PCB ground plane with short traces. |
| IN+ (4) | Pseudo-differential analog input (+) | Accepts ±10.24V relative to IN–; input impedance ~2.083kΩ; clamped to ±16.5V absolute max. |
| IN– (5) | Pseudo-differential analog input (–) | Common-mode sense node; ±500mV range w.r.t. GND; ties to remote ground or system reference plane. |
| REFBUF (7) | Reference buffer output | Nominally 4.096V (2× REFIN); supports external overdrive (2.5–5V); requires 47µF ceramic decoupling for stability. |
| REFIN (8) | Internal reference output / external reference input | 2.048V bandgap output (bypass with 100nF); accepts 1.25–2.4V external reference for enhanced accuracy. |
| CNV (9) | Convert trigger | Rising-edge–initiated conversion start; logic threshold defined by OVDD; powers up ADC and starts acquisition phase. |
| CHAIN (10) | Daisy-chain mode select | High = chain mode (RDL/SDI becomes SDI); low = normal mode (RDL/SDI enables SDO bus). |
| BUSY (11) | Conversion status indicator | Active-high open-drain output; asserts at CNV↑, deasserts when conversion complete and data ready on SDO. |
| RDL/SDI (12) | Bus enable / serial data input | In normal mode: controls SDO tri-state; in chain mode: receives serial data from upstream ADC in daisy chain. |
| SCK (13) | Serial clock input | Drives data shift-out on SDO (MSB first); supports up to 100MHz (10ns period); logic levels referenced to OVDD. |
| SDO (14) | Serial data output | 2's complement 16-bit result; driven only when RDL = low (normal mode) or CHAIN = high (chain mode). |
| OVDD (15) | I/O digital supply | 1.71–5.25V logic interface supply; defines VIH/VIL thresholds; bypass with 0.1µF ceramic capacitor to GND. |
Key Features
| Feature | Design Value |
|---|---|
| No cycle latency, no pipeline delay | Immediate data availability after BUSY↓ - enables deterministic real-time control loops with fixed 4µs inter-conversion interval. |
| Onboard single-shot capable reference buffer | Eliminates external op-amp buffer requirement; supports fast wake-up (200ms REFBUF settling) and stable 4.096V output under load. |
| Auto nap mode between conversions | Reduces average power proportionally to sampling rate - e.g., 12.5mW at 125ksps - critical for thermal management in dense PCB layouts. |
| True bipolar ±10.24V input with pseudo-differential topology | Rejects common-mode noise up to 66dB at 125kHz while accepting standard industrial ±10V signals directly. |
| 1.8V–5V logic-compatible SPI interface | Interoperates with FPGAs, microcontrollers, and SoCs across voltage domains without level translators - simplifies mixed-voltage system design. |
Applications
| Programmable Logic Controllers | Industrial Process Control |
|---|---|
|
Use Scenario: High-speed monitoring of ±10V analog sensor outputs (e.g., pressure transmitters, flow meters) in modular PLC backplanes with tight thermal budgets. IC Role / Device Role / Timing Role: Primary SAR ADC digitizing field signals with 250ksps throughput and deterministic 4µs conversion cycle for synchronized I/O scanning. Use Value: Eliminates external signal conditioning and reference ICs, reducing BOM count and board area while maintaining 16-bit integrity across –40°C to +85°C operating range. |
Use Scenario: Closed-loop feedback in distributed control systems (DCS) requiring simultaneous sampling of multiple analog channels with matched timing. IC Role / Device Role / Timing Role: Channel-synchronized ADC in daisy-chain configuration, using CHAIN and SDO/SCK to share one SPI bus across 4–8 devices. Use Value: Enables precise phase-aligned acquisition across channels without external clock distribution, preserving time-domain fidelity for PID tuning and harmonic analysis. |
| High Speed Data Acquisition | Portable or Compact Instrumentation |
|
Use Scenario: Benchtop oscilloscopes and spectrum analyzers capturing transient waveforms with >93dB SNR and <±1.5LSB INL for accurate RMS and THD calculation. IC Role / Device Role / Timing Role: Core digitizer with internal oscillator-driven timing - removes jitter-sensitive external clock sources and simplifies layout. Use Value: Achieves 93.5dB SNR at 2kHz without external anti-aliasing complexity, supporting 32k-point FFTs with SFDR >113dB for clean spectral resolution. |
Use Scenario: Battery-powered handheld multimeters and portable DAQ units requiring low power, small footprint, and wide input range. IC Role / Device Role / Timing Role: Low-power ADC operating in nap/sleep modes between measurements, activated by CNV edge for burst acquisition. Use Value: Delivers 28mW active power and 300μW sleep current - extends battery life while retaining full 16-bit performance and ±10.24V direct sensor interface. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed, high-accuracy SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7960BCPZ-RL7 | 18-bit, 5Msps, external reference required, no integrated buffer, LVDS interface | Higher resolution/speed but demands external reference, driver, and FPGA-level interface support | Select when >16-bit resolution and >1Msps throughput are mandatory; avoid if board space, BOM count, or SPI simplicity are priorities. |
| LTC2325IMS-16#PBF | Same family, 16-bit, 1Msps, identical pinout and reference architecture, higher power (45mW) | Drop-in speed upgrade path with no layout change, but requires thermal reassessment at full rate | Choose for future-proofing where sampling rate headroom is needed; verify thermal margin given 61% higher active power. |
Compared with AD7960BCPZ-RL7, LTC2326IMS-16#PBF trades raw speed/resolution for integrated reference, lower power, and SPI simplicity - ideal for cost-optimized, thermally constrained industrial systems. Versus LTC2325IMS-16#PBF, it offers 44% lower power at 250ksps with identical feature set, making it optimal for fixed-rate, energy-sensitive applications.
Availability
LTC2326IMS-16#PBF is available at Aetrix Electronics and suitable for programmable logic controllers, industrial process control systems, and high-speed data acquisition equipment requiring stable component supply, extended temperature support (–40°C to +85°C), and long-term obsolescence management.
Supply support for LTC2326IMS-16#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its high-performance precision analog portfolio, including SAR ADCs, references, and signal conditioning ICs for demanding industrial and instrumentation markets.
The LTC2326IMS-16#PBF belongs to Linear's ultra-low-noise, high-speed SAR ADC product line, designed specifically for applications needing true bipolar input ranges, integrated references, and deterministic timing without external clock dependencies.
FAQ
What is the operating temperature range for the LTC2326IMS-16#PBF?
The LTC2326IMS-16#PBF is rated for operation from –40°C to +85°C (Industrial grade). This is confirmed in the Absolute Maximum Ratings table and Order Information section, where "IMS" denotes the Industrial temperature grade. Performance specifications such as INL, SNR, and reference drift are guaranteed across this full range.
Does the LTC2326IMS-16#PBF require an external reference?
No, the LTC2326IMS-16#PBF does not require an external reference. It integrates a factory-trimmed 2.048V bandgap reference and a 2× gain reference buffer delivering 4.096V at REFBUF, enabling a standard ±10.24V input range. External references are optional for enhanced accuracy or different input ranges (e.g., ±6.25V or ±12.5V).
How does the daisy-chain mode work on the LTC2326IMS-16#PBF?
Daisy-chain mode is enabled by driving CHAIN (Pin 10) high. In this mode, RDL/SDI becomes SDI (serial data input), allowing the SDO output of one LTC2326IMS-16#PBF to connect directly to the RDL/SDI of the next device. All devices share one SCK and CNV, with data shifted out sequentially on a single SDO line - reducing SPI pin count in multi-channel systems.
What is the power consumption of the LTC2326IMS-16#PBF during active conversion?
At 250ksps sampling rate with IN+ = –10.24V and IN– = 0V, the LTC2326IMS-16#PBF draws 11.5mA from VDD and 6mA from OVDD, totaling 50mW typical power dissipation. In nap mode between conversions, power drops to 42mW; in sleep mode, it falls to 0.3mW (300μW), as specified in the Power Requirements table.
Can the LTC2326IMS-16#PBF interface directly with a 1.8V microcontroller?
Yes, the LTC2326IMS-16#PBF supports 1.8V logic levels via its OVDD supply pin (Pin 15). When OVDD = 1.8V, VIH = 1.44V (0.8 × OVDD) and VIL = 0.36V (0.2 × OVDD), fully compatible with standard 1.8V CMOS I/O. The SDO output drives to OVDD – 0.2V high and 0.2V low, ensuring reliable level matching.
LTC2326IMS-16#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TFSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 250k
- Number of Inputs:
- 1
- Input Type:
- Pseudo-Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 16-MSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2326IMS-16#PBF FAQ
1.How can I place an order for LTC2326IMS-16#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2326IMS-16#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2326IMS-16#PBF reliable?
The price and inventory of LTC2326IMS-16#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2326IMS-16#PBF is usually 5 days.
3.What payment methods are accepted for LTC2326IMS-16#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2326IMS-16#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2326IMS-16#PBF?
LTC2326IMS-16#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2326IMS-16#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2326IMS-16#PBF?
For technical support, including LTC2326IMS-16#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2326IMS-16#PBF requirements.
6.How does Aetrix verify that LTC2326IMS-16#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2326IMS-16#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2326IMS-16#PBF meets industry standards.
7.What is the process for return or replacement of LTC2326IMS-16#PBF?
All LTC2326IMS-16#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2326IMS-16#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2326IMS-16#PBF part is unused and in its original packaging.
Return procedure for LTC2326IMS-16#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2326IMS-16#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
