Analog Devices Inc. LTC2328HMS-18#PBF
- Part No.:
- LTC2328HMS-18#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-TFSOP (0.118", 3.00mm Width)
- Datasheet:
-
LTC2328HMS-18#PBF.pdf
- Description:
- IC ADC 18BIT SAR 16MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,341
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2328HMS-18#PBF from Analog Devices (formerly Linear Technology) is an 18-bit, 1 Msps successive approximation register (SAR) analog-to-digital converter with pseudo-differential inputs, ±10.24 V true bipolar input range, and 95 dB SNR at 2 kHz. It operates from a single 5 V supply, integrates a 2.048 V low-drift (20 ppm/°C max) internal reference and reference buffer, and delivers guaranteed no-missing-codes performance across its full temperature range of –40°C to +125°C - ideal for high-voltage industrial data acquisition systems requiring precision and thermal robustness.
For engineers reviewing the LTC2328HMS-18#PBF datasheet, LTC2328HMS-18#PBF pinout, LTC2328HMS-18#PBF application, or LTC2328HMS-18#PBF equivalent, key selection considerations include its 16-lead MSOP package, SPI-compatible serial interface with daisy-chain mode, ±5 LSB INL (max), 1.8 V–5 V I/O voltage support, and automatic nap/sleep power management enabling 50 mW typical and 300 µW sleep-mode dissipation.
Technical Context
The LTC2328HMS-18#PBF implements a charge-redistribution SAR architecture with internal oscillator timing, eliminating external clock dependencies. Its pseudo-differential front-end uses resistor-divider networks and clamped inputs (±16.5 V absolute rating) to achieve 7 MHz –3 dB input linear bandwidth and 4 ps RMS aperture jitter.
Conversion is initiated by a rising edge on CNV; BUSY asserts during conversion (tCONV = 460–527 ns), with zero cycle latency and no pipeline delay. The 2's complement output is serialized via SDO on SCK rising edges, supporting daisy-chain mode when CHAIN is high and configurable 1.8 V–5 V OVDD logic levels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 18-bit - delivers 262,144 distinct codes with guaranteed no missing codes over full operating temperature range. |
| Sampling Rate | 1 Msps - enables real-time capture of signals up to 500 kHz Nyquist bandwidth without undersampling. |
| INL (Max) | ±5 LSB - ensures monotonicity and ≤0.002% full-scale linearity error in high-precision closed-loop control. |
| SNR (Typ) | 95 dB at fIN = 2 kHz - supports >15.8 effective number of bits (ENOB) for dynamic signal fidelity. |
| Input Range | ±10.24 V true bipolar - matches standard industrial sensor outputs and eliminates external level-shifting circuitry. |
| Reference | Integrated 2.048 V bandgap (20 ppm/°C max drift) with buffered 4.096 V output - reduces BOM count and improves thermal stability vs. external references. |
| Power Dissipation | 50 mW at 1 Msps, 300 µW in sleep mode - scales with sampling rate and enables low-power operation in intermittent acquisition systems. |
Pinout & Package
Package: 16-lead plastic MSOP (3 mm × 4.9 mm, 0.65 mm pitch), rated for operation from –40°C to +125°C (H-grade).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 2) | Analog power supply | 5 V ±2.5% input; powers ADC core and internal reference; requires 10 µF ceramic bypass to GND. |
| IN+ / IN– (Pins 4, 5) | Pseudo-differential analog inputs | Accept ±10.24 V differential swing; IN– serves as ground sense point with ±500 mV common-mode range. |
| REFBUF (Pin 7) | Buffered reference output | Nominally 4.096 V; decoupled with 47 µF ceramic capacitor; can be overdriven externally (2.5 V–5 V) to scale input range. |
| REFIN (Pin 8) | Internal reference output / external reference input | 2.048 V ±5 mV bandgap output; bypassed with 100 nF capacitor; accepts 1.25 V–2.4 V external overdrive for enhanced accuracy. |
| CNV (Pin 9) | Convert trigger input | Rising-edge–sensitive; initiates acquisition and conversion; logic levels referenced to OVDD. |
| CHAIN (Pin 10) | Daisy-chain mode selector | High = enable daisy-chain; low = normal RDL/SDI bus-enable mode - configures serial interface topology. |
| BUSY (Pin 11) | Conversion status indicator | Active-high open-drain output; asserts at CNV↑, deasserts upon result availability - used for timing synchronization. |
| RDL/SDI (Pin 12) | Serial interface control/data input | Function depends on CHAIN state: bus-enable (low CHAIN) or SDI (high CHAIN); supports SPI-compatible protocol. |
| SCK / SDO (Pins 13, 14) | Serial clock / data output | SCK clocks 18-bit 2's complement result out MSB-first on SDO; supports up to 100 MHz SCK (10 ns period). |
| OVDD (Pin 15) | Digital I/O supply | 1.71 V–5.25 V logic supply; sets VIH/VIL thresholds; bypassed with 0.1 µF capacitor - enables mixed-voltage system interfacing. |
Key Features
| Feature | Design Value |
|---|---|
| True bipolar ±10.24 V input range | Eliminates external op-amp level-shifting for industrial ±10 V sensors and PLC analog I/O modules. |
| No pipeline delay / zero cycle latency | Enables deterministic real-time control loop closure with sub-microsecond timing predictability. |
| Onboard single-shot capable reference buffer | Reduces external component count and PCB area while maintaining 4.096 V stability under dynamic load conditions. |
| 1.8 V–5 V I/O voltage compatibility | Direct interface to FPGAs, microcontrollers, and DSPs operating at 1.8 V, 2.5 V, 3.3 V, or 5 V logic levels - no level shifters required. |
| Automatic nap mode between conversions | Reduces average power proportionally to sampling rate - critical for battery-powered or thermally constrained instrumentation. |
| Guaranteed operation to +125°C | Validated performance across full H-grade temperature range - suitable for under-hood automotive, downhole, and industrial motor drive applications. |
Applications
| Programmable Logic Controllers | Industrial Process Control |
|---|---|
Use Scenario: High-accuracy analog input module acquiring ±10 V sensor signals (e.g., pressure transducers, RTD conditioners) in modular PLC backplanes. IC Role / Device Role / Timing Role: Primary SAR ADC digitizing conditioned field signals with deterministic 1 µs conversion interval and zero latency for fast control response. Use Value: ±5 LSB INL and 95 dB SNR ensure <0.01% measurement uncertainty over full temperature range, meeting IEC 61000-6-2 immunity requirements. |
Use Scenario: Distributed I/O node in refinery DCS collecting multi-channel 4–20 mA current loop signals via precision shunt resistors. IC Role / Device Role / Timing Role: High-speed, isolated analog front-end ADC with integrated reference - simplifies calibration and improves channel-to-channel matching. Use Value: Internal 2.048 V reference (20 ppm/°C max) and ±10.24 V input range eliminate external reference drift errors and reduce calibration frequency. |
| High Speed Data Acquisition | ATE |
Use Scenario: Compact benchtop DAQ system capturing transient waveforms (e.g., motor startup, power quality events) at 1 Msps with 18-bit resolution. IC Role / Device Role / Timing Role: Core sampling engine with SPI daisy-chain capability for multi-channel synchronized acquisition using single FPGA controller. Use Value: Daisy-chain mode and 100 MHz SCK support enable 16-channel 1 Msps acquisition with minimal FPGA pin count and deterministic inter-channel skew. |
Use Scenario: Automated test equipment digitizing high-fidelity stimulus responses (e.g., RF power amplifier characterization, sensor linearity testing). IC Role / Device Role / Timing Role: Precision ADC in calibrated test head; leverages internal reference and guaranteed specs to minimize system-level calibration overhead. Use Value: Guaranteed 18-bit no-missing-codes and ±5 LSB INL allow direct use in metrology-grade ATE without per-unit trimming or binning. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed precision SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7606C-18 | 8-channel simultaneous-sampling, ±10 V input, 1 MSPS per channel, internal reference (2.5 V), 2.5 V–5.5 V OVDD, 64-lead LQFP | Multi-channel parallel acquisition vs. single-channel high-density layout; higher channel count but larger footprint and fixed 2.5 V reference | Select AD7606C-18 when synchronizing ≥2 channels is required; LTC2328HMS-18#PBF preferred for space-constrained single-channel designs needing ±10.24 V exact scaling. |
| ADS8860 | 16-bit, 1 MSPS, ±VREF input, external reference only, 1.8 V–3.3 V OVDD, 16-lead WQFN, no internal reference or buffer | Lower resolution, no integrated reference, smaller package, lower power (21 mW), but requires external 2.048 V reference and driver | Select ADS8860 for cost-sensitive, lower-resolution applications where board space and power are critical and external reference infrastructure exists. |
Compared with AD7606C-18 and ADS8860, the LTC2328HMS-18#PBF uniquely combines 18-bit resolution, ±10.24 V true bipolar input, integrated 2.048 V reference with buffer, and H-grade temperature rating in a compact 16-lead MSOP - offering optimal trade-off of precision, integration, and thermal ruggedness for single-channel industrial DAQ.
Availability
LTC2328HMS-18#PBF is available at Aetrix Electronics and suitable for programmable logic controllers, industrial process control systems, and high-speed data acquisition requiring stable component supply, long-term lifecycle support, and guaranteed extended-temperature performance.
Supply support for LTC2328HMS-18#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2328 family was designed by Linear Technology (acquired by ADI in 2017) specifically for high-accuracy, high-speed industrial data acquisition - emphasizing thermal stability, integrated references, and robust packaging for harsh environments.
FAQ
What is the maximum operating temperature of the LTC2328HMS-18#PBF?
The LTC2328HMS-18#PBF is rated for continuous operation from –40°C to +125°C (H-grade). This specification is guaranteed across all electrical parameters in the datasheet, including ±5 LSB INL, 95 dB SNR, and 1 Msps throughput - making it suitable for under-hood automotive, downhole oil & gas, and high-ambient industrial applications where thermal reliability is critical. The 16-lead MSOP package features θJA = 110°C/W.
Does the LTC2328HMS-18#PBF require an external reference?
No, the LTC2328HMS-18#PBF does not require an external reference. It integrates a factory-trimmed 2.048 V bandgap reference (20 ppm/°C max drift) and a gain-of-2 reference buffer delivering 4.096 V at REFBUF. With REFIN = 2.048 V and REFBUF = 4.096 V, the device achieves its specified ±10.24 V input range. External references are optional for enhanced accuracy or different input ranges.
How does the daisy-chain mode work on the LTC2328HMS-18#PBF?
Daisy-chain mode is enabled by driving CHAIN (Pin 10) high. In this mode, RDL/SDI becomes SDI (serial data input), allowing multiple LTC2328HMS-18#PBF devices to be cascaded. The first device's SDO connects to the next device's SDI; all share one SCK and CNV. Conversion results shift out sequentially on a single SDO line, reducing FPGA I/O count and simplifying multi-channel synchronization without additional control logic.
What is the power consumption of the LTC2328HMS-18#PBF at 1 Msps?
At 1 Msps sampling rate, the LTC2328HMS-18#PBF consumes 14.5 mA from VDD and 10 mA from OVDD (typical), totaling ~50 mW dissipation. Power scales linearly with sample rate due to automatic nap mode between conversions. In sleep mode, total current drops to 300 µA (IVDD + IOVDD), reducing dissipation to 0.3 mW - enabling ultra-low-power standby in battery-operated or energy-conscious systems.
Is the LTC2328HMS-18#PBF pin-compatible with other members of the LTC2328 family?
Yes, the LTC2328HMS-18#PBF is pin-compatible with the C-grade (0°C to 70°C) and I-grade (–40°C to 85°C) variants - LTC2328CMS-18#PBF and LTC2328IMS-18#PBF - all housed in identical 16-lead MSOP packages with identical pin functions, electrical characteristics, and timing behavior. Only the guaranteed temperature range and some parametric limits (e.g., INL, SNR min) differ per grade.
LTC2328HMS-18#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TFSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 18
- Sampling Rate (Per Second):
- 1M
- Number of Inputs:
- 1
- Input Type:
- Pseudo-Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Supplier Device Package:
- 16-MSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2328HMS-18#PBF FAQ
1.How can I place an order for LTC2328HMS-18#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2328HMS-18#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2328HMS-18#PBF reliable?
The price and inventory of LTC2328HMS-18#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2328HMS-18#PBF is usually 5 days.
3.What payment methods are accepted for LTC2328HMS-18#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2328HMS-18#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2328HMS-18#PBF?
LTC2328HMS-18#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2328HMS-18#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2328HMS-18#PBF?
For technical support, including LTC2328HMS-18#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2328HMS-18#PBF requirements.
6.How does Aetrix verify that LTC2328HMS-18#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2328HMS-18#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2328HMS-18#PBF meets industry standards.
7.What is the process for return or replacement of LTC2328HMS-18#PBF?
All LTC2328HMS-18#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2328HMS-18#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2328HMS-18#PBF part is unused and in its original packaging.
Return procedure for LTC2328HMS-18#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2328HMS-18#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

